10 MHz (typ.)  $V_{CC} = 10 V, C_1 = 50 pF$ 

0.45 V<sub>CC</sub> (typ.)

100 nW/ (typ.)

3 V to 15 V

Drive 2 LTTL loads

# National Semiconductor

# MM54C95/MM74C95 4-Bit Right-Shift Left-Shift Register

# **General Description**

This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip flops. This register will perform right-shift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an N-bit right-shift or left-shift reaister.

When a logical "0" level is applied to the mode control input, the output of each flip flop is coupled to the D input of the succeeding flip flop. Right-shift operation is performed by clocking at the clock 1 input, and serial data entered at the serial input, clock 2 and parallel inputs A through D are inhibited. With a logical "1" level applied to the mode control, outputs to succeeding stages are decoupled and parallel loading is possible, or with external interconnection, shift-left operation can be accomplished by connecting the output of each flip flop to the parallel input of the previous flip flop and serial data is entered at input D.

#### Features

- Medium speed operation
- High noise immunity
- Low power
- Tenth power TTL compatible
- Wide supply voltage range
- Synchronous parallel load
- Parallel inputs and outputs from each flip flop
- Negative edge triggered clocking
- The MM54C95/MM74C95 follows the MM54L95/MM74L95 Pinout.

#### **Applications**

- Data terminals
- Instrumentation
- Automotive
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics
- Computers

## **Block and Connection Diagrams**



# **Function Table**

INPUTS						OUTPUTS						
MODE	CLOCKS			PARALLEL								
CONTROL	2 (L)	1 (R)	SERIAL	A	8	с	D		08	чc	up	
н	н	x	×	×	×	×	х	O <sub>A0</sub>	O <sub>B0</sub>	O <sub>C0</sub>	Q <sub>D0</sub>	
н	+	x	×	а	Þ	c	d	6	ь	c	đ	
н	4	×	×	00 <sup>1</sup>	a <sub>c</sub> †	o₀†	d	080	Q <sub>Cn</sub>	Q <sub>D</sub>	d	
L	L	н	×	×	x	x	x	O <sub>A0</sub>	O <sub>GO</sub>	O <sub>co</sub>	000	
L	×	4	н	×	x	x	x	н	OAn	Q <sub>8n</sub>	Q <sub>C</sub> ,	
L	x	4	L	×	×	×	x	L	0 <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>c</sub> ,	
1	L	L	x	x	x	x	×	0.0	O <sub>B0</sub>	0 <sub>co</sub>	000	
1	L	L	×	×	x	×	×	Q <sub>A0</sub>	OBO	O <sub>C</sub> o	O <sub>D0</sub>	
4	L	н	×	×	x	×	x	Q <sub>A0</sub>	O <sub>B0</sub>	O <sub>CO</sub>	000	
t	н	L	×	×	×	×	x	O <sub>A0</sub>	QBO	Oco	000	
t	н	н	×	×	×	×	x	0_0	O <sub>B0</sub>	Oco	Ope	
1	L	н	×	х	x	x	x	Undefined				
1	н	L	X	x	×	x	x	Operating Conditions				

\*Shifting left requires external connection of Og to A, Oc to B, and Op to C. Serial data is entered at input D H × high level (tready state), L × fow level (tready state), X × inrelevant layr input, including transitiont) • × transition from light to low level, 1 × transition from low to high feed

b.c. d.= the level of steady state input at inputs A. B. C or D, respectively

 $Q_{AD}$ ,  $Q_{BD}$ ,  $Q_{CD}$ ,  $Q_{DD}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady state input co  $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent  $\perp$  transition of the



1-47

## Absolute Maximum Ratings (Note 1)

Voltage at Any Pin Operating Temperature MM54C95 MM74C95 Storage Temperature -0.3 V to V<sub>CC</sub>+0.3 V -55°C to +125°C -40°C to +85°C -65°C to +150°C

Maximum V<sub>CC</sub> Voltage Package Dissipation Operating V<sub>CC</sub> Range Lead Temperature (Soldering, 10 sec.) 18V 500 mW +3 V to +15 V 300°C

	Parameter		Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS						
V <sub>IN(1)</sub>	Logical "1" Input Voltage		= 5.0 V = 10 V	3.5 8.0			v v
V <sub>IN(0)</sub>	Logical "0" Input Voltage		= 5.0 V = 10 V	Ξr		1.5 2.0	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage		= 5.0 V = 10 V	4.5 9			V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage		= 5.0 V = 10 V			0.5 1	v v
I <sub>IN(1)</sub>	Logical "1" Input Current	Vcc	;= 15 V			1	μΑ
IIN(0)	Logical "0" Input Current	Vcc	;= 15 V	-1			μA
Icc	Supply Current	$V_{CC} = 15 V$			0.050	300	μA
	Low Power TTL/CMOS Interface			· · ·			• -
V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C, $V_{CC} = 4.5 V$ 74C, $V_{CC} = 4.75 V$		V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			v v
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C, $V_{CC} = 4.5 V$ 74C, $V_{CC} = 4.75 V$				0.8 0.8	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C, $V_{CC} = 4.5 \text{ V}$ , $I_O = 360 \mu \text{A}$ 74C, $V_{CC} = 4.75 \text{ V}$ , $I_O = 360 \mu \text{A}$		2.4 2.4			V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C, $V_{CC} = 4.5$ V, $I_0 = 360 \mu A$ 74C, $V_{CC} = 4.75$ V, $I_0 = 360 \mu A$				0.4 0.4	v v
	Output Drive (See 54C/74C Family Cha	racte	ristics Data Sheet)				
ISOURCE	Output Source Current		; = 5.0 V, V <sub>IN(0)</sub> = 0 V = 25°C, V <sub>OUT</sub> = 0 V	-1.75			mA
ISOURCE	Output Source Current		; = 10 V, V <sub>IN(0)</sub> = 0 V = 25°C, V <sub>OUT</sub> = 0 V	-8.0			mA
I <sub>SINK</sub>	Output Sink Current		<sub>2</sub> = 5.0 V, V <sub>IN(1)</sub> = 5.0 V = 25°C, V <sub>OUT</sub> = V <sub>CC</sub>	1.75			mA
I <sub>SINK</sub>	Output Sink Current	V <sub>CC</sub> T <sub>A</sub> =	= 10 V, V <sub>IN(1)</sub> = 10 V = 25°C, V <sub>OUT</sub> = V <sub>CC</sub>	8.0			mA
AC E	ectrical Characteristics T <sub>A</sub> =	= 25°	C, $C_L = 50  pF$ , unless other	wise noted.			
	Parameter		Conditions	Min.	Тур.	Max.	Units
t <sub>pd</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q		$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	400 160	ns ns
t <sub>s0</sub> , t <sub>s1</sub>	Time Prior to Clock Pulse that Data must be Preset		$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	60 25	30 10		ns ns
tun, tun	Time After Clock Pulse that Data must	$V_{cc} = 5.0 V$	25	10		ns	

Minimum Clock Pulse Width ( $t_{WL} = t_{WH}$ )

Time Prior to Clock Pulse that Mode

Maximum Input Clock Frequency

**Power Dissipation Capacitance** 

Control must be Preset

Note 2: Capacitance is guaranteed by periodic testing.

Input Capacitance

be Held

tpw

t<sub>SM</sub>

f<sub>MAX</sub>

C<sub>IN</sub> C<sub>PD</sub>

Note 3: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

1-48

 $V_{CC} = 10 V$ 

 $V_{CC} = 5.0 V$ 

 $V_{CC} = 10 V$ 

 $V_{CC} = 5.0 V$ 

 $V_{CC} = 10 V$ 

 $V_{CC} = 5.0 V$ 

 $V_{CC} = 10 V$ 

(Note 3)

Any Input. (Note 2)

10

200

100

3

6.5

50

100

50

100

50

5

10

5

100

ns

ns

ns

пs

ns

MHz

MHz

рF

рF