VTR Servo

| Type | MN101D07H |
| :---: | :---: |
| ROM (x8-bit) | 160 K |
| RAM (x8-bit) | 5 K |
| Package | LQFP112-P-2020 *Lead-free |
| Minimum Instruction Execution Time | With main clock operated $0.1397 \mu \mathrm{~s}$ (at 4.0 V to $5.5 \mathrm{~V}, 14.32 \mathrm{MHz}$ ) <br> When sub-clock operated $71.5 \mu \mathrm{~s}$ (at 3.0 V to 5.5 V fixed to 14.32 MHz internal frequency division) <br>  $61 \mu \mathrm{~s}$ (at 2.2 V to $5.5 \mathrm{~V}, 32.768 \mathrm{kHz}$ ) |
| Interrupts | $\cdot$ RESET •Runaway •External 0, 1, 2, 3, 4/key input (P50 to 54) •Timer $0 \cdot$ Timer $1 \cdot$ Timer $2 \cdot$ Timer 3 <br> -Timer $4 \cdot$ Timer $6 \cdot$ Capstan FG•Control • HSW •Cylinder FG•Servo VSYNC•Synchronous output <br> -OSD•XDS •Serial $0 \cdot$ Serial $1 \cdot$ Serial $2 \cdot A / D$ (common with PWM 4 reference frequency) <br> - OSDVSYNC |
| Timer Counter | ```Timer counter 0: 16 -bit \(\times 1\) (timer function, clock function [max. 2 s or max. 36 h at cascade-connecting with timer 6]) Clock source .................... 1/2, 1/4, 1/8, \(1 / 16\) of system clock frequency; overflow of timer counter 6 ; 1/512 of XI oscillation clock or OSC oscillation clock frequency \\ Interrupt source``` $\qquad$ <br> ```overflow of timer counter 0``` |
|  | Timer counter 1: 16-bit $\times 1$ (timer function, linear timer counter function) <br> Clock source $\qquad$ 1/2, 1/4, 1/8, 1/16 of system clock frequency; CTL signal Interrupt source $\qquad$ overflow of timer counter 1 |
|  | Timer counter 2: 16-bit $\times 1$ (timer function, input capture (DCTL specified edge), duty judgment of DCTL signal) <br> Clock source $\qquad$ $1 / 2,1 / 4,1 / 8,1 / 12,1 / 16,1 / 24$ of system clock frequency <br> Interrupt source $\qquad$ overflow of timer counter 2 ; input of DCTL specified edge; underflow of timer 2 shift register 4 -bit counter, coincidence of timer 2 shift register with timer 2 shift register compare register |

Timer counter 3: 16 -bit $\times 1$
(timer function, detection of serial indexing, generation of remote control output carrier frequency)
Clock source ................... 1/2, 1/4, 1/8, 1/16 of system clock frequency; XI oscillation clock
Interrupt source ................ overflow of timer counter 3
Timer counter 4: 16-bit $\times 1$ (timer function, event count [P15 input], generation of serial transmission clock)
Clock source .................... 1/8, 1/16 of system clock frequency; external clock input
Interrupt source ................ overflow of timer counter 4; coincidence of timer counter 4 with OCR4
Timer counter 5: 19-bit $\times 1$ (watchdog, stable oscillation waiting function)
Clock source $\qquad$ system clock
Watchdog interrupt source $\cdot 1 / 2^{16}, 1 / 2^{19}$ of timer counter 5 frequency
Clear by stable oscillation ". after 256 counts by timer counter 5 ( $2^{18}$ counts of OSC oscillation clock)
Timer counter 6: 16-bit $\times 1$ (clock function [max. 2 s ])
Clock source $\qquad$ 1/512 of OSC oscillation clock frequency; XI oscillation clock;
$1 / 4,1 / 8,1 / 64,1 / 128$ of system clock frequency
Interrupt source $\cdots . . . . . . . . . . . . .1 / 2^{13}, 1 / 2^{14}, 1 / 2^{15}$ overflow of timer counter 6
Timer counter 7: 8-bit $\times 1$ (timer function, event count [P53 input])
Clock source $\qquad$ $1 / 4,1 / 8,1 / 16,1 / 32$ of system clock frequency; external clock input
Interrupt source $\qquad$ overflow of timer counter 7

## Serial Interface

Serial 0: 8-bit $\times 1$ (synchronous type/start-stop synchronous type) (transfer direction of MSB/LSB selectable) Synchronous type clock source $\cdot 1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256$ of system clock frequency; 2-division timer 4 output; $\overline{\text { SBT0 }}$ pin input
Clock for UART ............... 8-division of above clock; 2-division timer 4 output; $\overline{\text { SBT0 }}$ pin input
Clock source .................... $1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256$ of system clock frequency;
2-division timer 4 output; $;$ SBT1 pin input

Remote control clock $\cdots \cdots . .$| 2-division timer 4 output |
| :--- |

Serial 2: 8-bit $\times 1\left(I^{2} \mathrm{C}\right)$ (master transmission/reception, slave transmission/reception) Clock source $\cdots \cdots . . . . . . . . . . . . . . . ~ 1 / 144 ~ t o ~ 1 / 252 ~ o f ~ s y s t e m ~ c l o c k, ~ S C K ~ p i n ~ i n p u t ~$

## OSD

OSD mode:Accommodation with menu or super impose display Applicable broadcasting system : NTSC, PAL, PAL-M, PAL-N Screen configuration $\quad: 24$ characters $\times 2 \mathrm{n}$ rows $(\mathrm{n}=1$ to 6$)$ Character type $\quad:$ max. 512 character types (variable) Character size : $12 \times 18$ dots Enlarged characters : each $\times 2, \times 3$ or $\times 4$ settings in horizontal and vertical Character interpolation : none
Line background color :8-hue settable (settable in the row unit at menu display)
Line background intensity $: 8$ gradations settable in the row unit
Screen background color $: 8$-hue settable (at output of composite video signal)
Character color : white
Character intensity $: 8$ gradations settable in the row unit
Frame function $\quad: 1$-dot frame in 4 or 8 directions
Frame intensity $: 4$ gradations settable in the row unit
Box shade function : settable in the character unit (at output of composite video signal with 129 or more characters (character types))
Blinking : none (covered by software)
Inverted character : settable in the character unit
Halftone : settable in the row unit in 2 intensity gradations (at output of external synchronous composite video signal)
CCD mode: Supports Closed Caption in the U.S.A.

| Screen configuration | : 32 characters $\times 16$ rows |
| :---: | :---: |
| Character type | : max. 128 character types (variable) |
| Character size | $12 \times 26$ dots (including 8 dots in the underlined area) |
| Enlarged characters | none |
| Character interpolation | none |
| Line background color | 8-hue settable |
| Line background intensity | : 8 gradations settable in the screen unit (at output of composite video signal) |
| Screen background color | : 8-hue settable (at output of composite video signal) |
| Character color | : 8 colors (at RGB output) |
|  | : White (at output of composite video signal) |
| Character intensity | : 8 gradations settable in the screen unit |
| Frame function | : none |
| Box shade function | : none |
| Inverted character | none |
| Halftone | : settable in the row unit in 2 intensity gradations (at output of external synchronous composite video signal) |
| Others | : Underline, italic, blinking function and scroll |
| Input | : composite video signal input (output level: $1 \mathrm{~V}[\mathrm{p}-\mathrm{p}] / 2 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ ) |
| Clamp method | : sync chip clamp, clamp level in 4 levels |
| Output | : composite video output |
|  | : output of Y/C split video signal |
|  | : digital output (6 pins) |
| Measure against image fluctuation | : built-in AFC circuit |
| Dot clock | : $1 / 2$ of OSC oscillation clock (automatic phase adjustment) |


| XDS |  | Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM Correction |  | Correcting address designation: up to 3 addresses possible <br> Correction method: correction program being saved in internal RAM |  |  |  |  |  |
| I/O Pins | I/O | 85 • | - Common use: 85 ports $0,1,2,4,5,6,7, \mathrm{~A}, \mathrm{~B}$ (by bit) |  |  |  |  |
|  | Input | 2 • | - Common use: 2 |  |  |  |  |
| A/D Inputs |  | 8 -bit $\times 13$-ch. (without S/H) |  |  |  |  |  |
| PWM |  | 13 -bit $\times 2$-ch. (at repetition cycle $572 \mu \mathrm{~s}, 14.32 \mathrm{MHz}$ ), <br> 10 -bit $\times 2$-ch. (at repetition cycle $71.5 \mu \mathrm{~s}, 14.32 \mathrm{MHz}$ ), 8 -bit $\times 1$-ch. (at repetition cycle $35.7 \mu \mathrm{~s}, 14.32 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | 18 -bit $\times 6$-ch. |  |  |  |  |  |
| OCR |  | 16 -bit $\times 7$-ch. , 8-bit $\times 1$-ch. |  |  |  |  |  |
| Special Ports |  | Buzzer output; 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4; remote control receive; CTL amp; built-in FG amp; output of $1 / 2$ OSC oscillation clock ( $2 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ ); output of $1 / 4$ OSC oscillation clock ( $1 \mathrm{~V}[\mathrm{p}-\mathrm{p}]$ ) |  |  |  |  |  |
| Notes |  | VISS/VASS detection function |  |  |  |  |  |
| Electrical Characteristics <br> Supply current |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Parameter |  | Symbol | Condition | Limit |  |  | Unit |
|  |  | min |  | typ | max |  |
| Operating supply current |  |  | IDD1 | 14.32 MHz operation without load, VDD $=5 \mathrm{~V}$ |  | 60 | 100 | mA |
|  |  | IDD2 | $1 / 1024$ of 14.32 MHz operation without load, $\mathrm{VDD}=3.0 \mathrm{~V}$ |  | 2 | 5 | mA |
|  |  | IDD3 | Stop of 14.32 MHz oscillation, VDD $=2.7 \mathrm{~V}$ 32 kHz oscillation operation without load |  | 50 | 100 | $\mu \mathrm{A}$ |
| Supply current at STOP |  | IDSP | Stop of oscillation without load, VDD $=5 \mathrm{~V}$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| Supply current at HALT |  | IDHT0 | 14.32 MHz oscillation without load, $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 15 | mA |
|  |  | IDHT1 | Stop of 14.32 MHz oscillation, VDD $=2.7 \mathrm{~V}$ <br> 32 kHz oscillation operation without load |  | 5 | 20 | $\mu \mathrm{A}$ |
| A/D Converter Performance |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Parameter |  | Symbol | Condition | Limit |  |  | Unit |
|  |  | min |  | typ | max |  |
| Conversion relative error |  |  | $\triangle$ NLAD |  |  |  | $\pm 3$ | LSB |
| A/D Conversion Time |  | tAD | fosc $=14.32 \mathrm{MHz}$ |  | 8 |  | $\mu \mathrm{s}$ |
| Analog Inpu |  |  |  |  |  | 5 | V |

## Pin Assignment



LQFP112-P-2020 "Lead-free

## Support Tool

| In-circuit Emulator | PX-ICE101C / D + PX-PRB101D07-LQFP112-P-2020-M |  |
| :---: | :---: | :---: |
| Flash Memory Built-in Type | Type | MN101DF07K [ES (Engineering Sample) available] |
|  | ROM ( $\times 8$-bit) | 224 K |
|  | RAM ( $\times 8$-bit) | 6 K |
|  | Minimum instruction execution time | $0.1397 \mu \mathrm{~s}$ (at 4.0 V to $5.5 \mathrm{~V}, 14.32 \mathrm{MHz}$ ) |
|  |  | $71.5 \mu \mathrm{~s}$ (at 3.0 V to 5.5 V , fixed to 14.32 MHz internal division) |
|  | Package | LQFP112-P-2020 *Lead-free |

## Request for your special attention and precautions in using the technical information and semiconductors described in this material

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
(3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
(4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
(7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
(8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.

