☐ MN101D09E

VTR Servo

Туре	MN101D09E						
ROM (×8-bit)	80 K						
RAM (×8-bit)	2 K						
Package	QFP100-P-1818B *Lead-free						
Minimum Instruction Execution Time	With main clock operated When sub-clock operated When sub-clock operated When sub-clock operated 71.5 μs (at 2.7 V to 5.5 V, 14.32 MHz internal frequency division) 61 μs (at 2.5 V to 5.5 V, 32.768 kHz)						
Interrupts	• RESET • Runaway • External 0, 1, 2, 3, 4 • Timer 0 • Timer 1 • Timer 2 • Timer 3 • Timer 6 • Capstan FG • Control • HSW • Cylinder FG • Servo VSYNC • Synchronous output • OSD • XDS • Serial 1 • Serial 2 • PWM 4 • OSDVSYNC						
Timer Counter	Timer counter 0: 8-bit × 1 (timer function) Clock source						
	Timer counter 1: 8-bit × 1 (timer function, linear timer counter function) Clock source						
	Timer counter 2: 16-bit × 1 (timer function, input capture (DCTL specified edge), duty judgment of DCTL signal) Clock source						
	Timer counter 3: 16-bit × 1 (timer function, detection of serial indexing, generation of remote control output carrier frequency) Clock source						
	Timer counter 5: 19-bit × 1 (watchdog, stable oscillation waiting function) Clock sourcesystem clock Watchdog interrupt source ·· 1/2 ¹⁶ , 1/2 ¹⁹ of timer counter 5 frequency Clear by stable oscillation ·· after 256 counts by timer counter 5 (2 ¹⁸ counts of OSC oscillation clock)						
	Timer counter 6: 16-bit × 1 (clock function [max. 2 s]) Clock source						
Serial Interface	Serial 1: 8-bit × 1 (synchronous type/remote control transmission/simple remote control receive) (transfer direction of MSB/LSB selectable, start condition function) Clock source						
	Serial 2: 8-bit × 1 (I ² C) (master transmission/reception, slave transmission/reception) Clock source						

Applicable broadcasting system: NTSC, PAL, PAL-M, PAL-M, Screen configuration	OSD		OSD mode:Accommodation with menu or super impose display				
Character type Character type Character size Enlarged characters Character interpolation Line background color Line background color Character color Character color Character color Character intensity Frame function Invested characters Input Clamp method Output Messure against image fluctuation Output Messure against image fluctuation Character color Clamp method Output Messure against image fluctuation Output Messure against image fluctuation Input IVO Pins I/O 56 Common use: 1 A/D Inputs I 3-bit x 2-ch. (at repetition cycle 572 µs. 14.32 MHz), 10-bitx 2-ch. (at repetition cycle 71.5 µs. 14.32 MHz), 1-ch. (at repetition cycle 35.7 µs. 14.32 MHz), 1-ch. (at repetition cycle 35.7 µs. 14.32 MHz), 1-ch. (at repetition cycle 37.5 µs. 14.32				Applicable broadcasting syst	em: NTSC, PAL, PAL-M, PAL-N		
Character size : 12 × 18 dots (Vertical direction: 1 dot for 2H at × 1 setting.) Enlarged characters : each × 2 settings in horizontal and vertical : conce cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settings in horizontal and vertical : cach x 2 settable (settable in the row unit at menu display) Line background color : 8-hue settable (settable in the row unit setting): 8 settable in the row unit setting in horizontal and vertical : settable in the row unit setting in horizontal and vertical : settable in the row unit setting in horizontal in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach in his cach settable in the row unit setting in his cach in his cach settable in the row unit setting in his cach in his cach in his cach settable in the row unit setting in his cach settable in the row unit setting in his cach settable in the row unit setting in his cach settable in the row unit setting in his cach settable in the row unit settable (at output of settable in the row unit set				Screen configuration	: 24 characters \times 2n rows (n = 1 to 6)		
Enlarged characters : each × 2 settings in horizontal and vertical : none Line background color Shue settable (settable in the row unit at menu display) Line background color Shue settable in the row unit at menu display) Line background color Shue settable in the row unit Screen background color Shue settable (at output of composite video signal) Character color white Character intensity S gradations settable in the row unit Frame function 1-dot frame in 4 directions Frame intensity 4 gradations settable in the row unit Frame function 1-dot frame in 4 directions Frame intensity 4 gradations settable in the row unit Blinking none none Common: Input covered by software) Inverted character settable in the character unit Halftone none Common: Input composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method sync chip clamp, clamp level in 4 levels Output composite video output Measure against image fluctuation souther in AFC circuit Dot clock 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) ROM Correction method: correction program being saved in internal RAM I/O Pins I/O 56 Common use: 56 ports 0, 1, 2, 4, 6, 7, 8 (by bit) Input 1 Common use: 1 A/D Inputs S-bit x 11-ch. (without S/H) PWM 13-bit x 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 8-bit x 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) I/O CR 16-bit x 7-ch., 8-bit x 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Character type	: max. 128 character types (variable)		
Character interpolation : none Line background color : 8-hue settable in the row unit at menu display) Line background color : 8-hue settable in the row unit at menu display) Character color : 8-hue settable in the row unit Screen background color : 8-hue settable in the row unit Screen background color : 8-hue settable in the row unit Screen background color : 8-hue settable in the row unit Character color : white Character intensity : 8 gradations settable in the row unit Frame function : 1-dot frame in 4 directions Frame intensity : 4 gradations settable in the row unit Blinking : none (covered by software) Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM VO Pins VO S6 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bits 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 10-bits 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 7-ch. , 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Character size	: 12×18 dots (Vertical direction: 1 dot for 2H at \times 1 setting.)		
Line background color Shue settable (settable in the row unit at menu display) Screen background intensity Sgradations settable in the row unit				Enlarged characters	: each \times 2 settings in horizontal and vertical		
Line background intensity Screen background color Scheme Settable in the row unit Screen background color Scheme Settable (at output of composite video signal) Character color white Character intensity Screen background color Scheme Settable in the row unit Screen background color Scheme Settable in the row unit Scheme Settable in the row unit Frame function Intensity Screen Scheme Settable in the row unit Scheme Sche				Character interpolation	: none		
Screen background color Schue settable (at output of composite video signal) Character color Schue settable in the row unit				Line background color	: 8-hue settable (settable in the row unit at menu display)		
Character color : white Character intensity : 8 gradations settable in the row unit Frame function : 1-dot frame in 4 directions Frame intensity : 4 gradations settable in the row unit Blinking : none (covered by software) Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) ROM Correction Correction address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bitx 2-ch.(at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Line background intensity	: 8 gradations settable in the row unit		
Character intensity : 8 gradations settable in the row unit Frame function : 1-dot frame in 4 directions Frame intensity : 4 gradations settable in the row unit Blinking : none (covered by software) Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) ROM Correction Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 7-ch. , 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Screen background color	: 8-hue settable (at output of composite video signal)		
Frame function : 1-dot frame in 4 directions Frame intensity : 4 gradations settable in the row unit Blinking : none (covered by software) Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) ROM Correction Correction address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch. , 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Character color	: white		
Frame intensity				Character intensity	: 8 gradations settable in the row unit		
Blinking : none (covered by software) Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS				Frame function	: 1-dot frame in 4 directions		
Inverted character : settable in the character unit Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Frame intensity	: 4 gradations settable in the row unit		
Halftone : none Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) ROM Correction Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM VO Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 1-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. 16-bit × 7-ch. 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Blinking	: none (covered by software)		
Common: Input : composite video signal input (output level: 1 V[p-p] / 2 V[p-p]) Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bit× 2-ch.(at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Inverted character	: settable in the character unit		
Clamp method : sync chip clamp, clamp level in 4 levels Output : composite video output Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 µs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 µs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 µs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Halftone	: none		
Output			Common: Input		: composite video signal input (output level: 1 V[p-p] / 2 V[p-p])		
Measure against image fluctuation : built-in AFC circuit Dot clock : 1/2 of OSC oscillation clock (automatic phase adjustment) XDS Built-in U.S. closed caption data slicer (optional 2 line data can be extracted.) ROM Correction Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM I/O Pins I/O 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Clamp method			
Dot clock				Output	: composite video output		
ROM Correction Correcting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAM					: built-in AFC circuit		
ROM CorrectionCorrecting address designation: up to 3 addresses possible Correction method: correction program being saved in internal RAMI/O PinsI/O S6 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit)Input1 • Common use: 1A/D Inputs8-bit × 11-ch. (without S/H)PWM13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch. (at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz)ICR18-bit × 6-ch.OCR16-bit × 7-ch., 8-bit × 1-ch.Special Ports3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				Dot clock	: 1/2 of OSC oscillation clock (automatic phase adjustment)		
Correction method: correction program being saved in internal RAM VO Pins VO 56 • Common use: 56 ports 0, 1, 2, 4, 6, 7, B (by bit) Input 1 • Common use: 1 A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 μ s, 14.32 MHz), 10-bit× 2-ch.(at repetition cycle 71.5 μ s, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μ s, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch. , 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;	XDS		Built-in	U.S. closed caption data slicer (o	optional 2 line data can be extracted.)		
	ROM Correction	n	Correctin	Correcting address designation: up to 3 addresses possible			
Input1• Common use: 1A/D Inputs8-bit × 11-ch. (without S/H)PWM13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch.(at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz)ICR18-bit × 6-ch.OCR16-bit × 7-ch. , 8-bit × 1-ch.Special Ports3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;							
A/D Inputs 8-bit × 11-ch. (without S/H) PWM 13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch.(at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;	I/O Pins	I/O	56 •	Common use: 56 ports 0, 1, 2, 4	, 6, 7, B (by bit)		
PWM 13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz), 10-bit× 2-ch.(at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;		Input	1 •	• Common use: 1			
10-bit× 2-ch.(at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;	A/D Inputs		8-bit \times 11-ch. (without S/H)				
10-bit× 2-ch.(at repetition cycle 71.5 μs, 14.32 MHz), 8-bit × 1-ch. (at repetition cycle 35.7 μs, 14.32 MHz) ICR 18-bit × 6-ch. OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;	PWM 13-bit × 2-ch. (at repetition cycle 572 μs, 14.32 MHz),		14.32 MHz),				
OCR 16-bit × 7-ch., 8-bit × 1-ch. Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;		10-bit× 2-ch.(at r					
Special Ports 3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;	ICR		18-bit × 6-ch.				
	OCR		16-bit × 7-ch., 8-bit × 1-ch.				
CTL amp: built-in FG amp: output of 1/4 OSC oscillation clock (1 VIn-nl)	Special Ports		3-state output (PTO) VLP pin; synchronous output: 7; 3-state synchronous output: 4;				
one mine, outs in 10 amp, output of 1/4 one obtinition clock (1 tip p))		CTL amp; built-in FG amp; output of 1/4 OSC oscillation clock (1 V[p-p])		OSC oscillation clock (1 V[p-p])			
Notes VISS/VASS detection function					· -* *-·		

Electrical Characteristics

Supply current


Parameter	Cumbal	Condition		Limit		
rarameter	Symbol	Condition	min	typ	max	Unit
	IDD1	14.32 MHz operation without load, VDD = 5 V		50	100	mA
Operating cumply current	IDD2	1/1024 of 14.32 MHz operation without load, VDD = 2.7 V		2	5	mA
Operating supply current	IDD3	Stop of 14.32 MHz oscillation, VDD = 2.7 V		100	μА	
		32 kHz oscillation operation without load	30 100		"	
Supply current at STOP	IDSP	Stop of oscillation without load, VDD = 5 V			20	μА
	IDHT0	14.32 MHz oscillation without load, VDD = 5 V		5	15	mA
Supply current at HALT	IDHT1	Stop of 14.32 MHz oscillation, VDD = 2.7 V	Stop of 14.32 MHz oscillation, VDD = 2.7 V 32 kHz oscillation operation without load 5 20		20	
		32 kHz oscillation operation without load			20	μΑ

 $(Ta = 25^{\circ}C \pm 2^{\circ}C, VSS = 0 V)$

A/D Converter Performance

Parameter	Symbol	Condition		Limit		
raiailletei	Syllibol	Condition	min	typ	max	Unit
Conversion relative error	ΔNLAD				± 3	LSB
A/D Conversion Time	tAD	fosc = 14.32 MHz		8		μs
Analog Input Voltage					5	V

 $(Ta = 25^{\circ}C \pm 2^{\circ}C, VDD = 5.0 \text{ V}, VSS = 0 \text{ V})$



QFP100-P-1818B *Lead-free

Support Tool

In-circuit Emulator	$PX\text{-}ICE101C \ / \ D + PX\text{-}PRB101D08\text{-}Q$	X-ICE101C / D + PX-PRB101D08-QFP100-P-1818B-M		
Flash Memory Built-in Type	Туре	MN101DF09G [ES (Engineering Sample) available]		
	ROM (× 8-bit)	128 K		
	RAM (× 8-bit)	4 K		
	Minimum instruction execution time	0.1397 μs (at 4.0 V to 5.5 V, 14.32 MHz)		
		71.5 μs (at 2.7 V to 5.5 V, fixed to 14.32 MHz internal division)		
	Package	QFP100-P-1818B *Lead-free		

Request for your special attention and precautions in using the technical information and semiconductors described in this material

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
- (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
- (4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
 - Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
- (8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.