# MN863831EFS

# 320-Output STN Segment Driver

## Overview

The MN863831EFS is a 320-output segment driver IC for dot matrix STN LCD panels. It latches 4-bit or 8-bit parallel data transferred from an LCD controller and generates the LCD drive signals.

In combination with an LCD common driver IC, MN86372 series, this IC is optimal for implementing low-power LCD modules. Since this IC also provides an LCD drive voltage compensation function, it can implement high-quality LCD display modules with minimal crosstalk. It supports both color and monochrome displays.

## Features

- Supports LCD drive voltages up to 6.0 V.
- Provides 320 LCD drive outputs.
- Provides an LCD drive voltage compensation function to implement high-quality LCD display modules with minimal crosstalk.
- Inverts the LCD drive voltage by signal alternation.
- Provides 5 LCD drive voltage input pins: VHC, VH, VM, VL, and VLC
- Built-in voltage conversion block (level shifter) allows interfacing with LCD controllers with supply voltages in the range from 2.5 V to 5.5 V.
- Built-in bidirectional shift register allows arbitrary direction of the output data transfer and allows easy mounting in large-screen applications.
- Supports multistage cascade connection to drive high-resolution LCD panels.
- Supports both 4-bit and 8-bit parallel input mode.
- The 4-bit and 8-bit parallel input modes allow data rates 1/4 or 1/8 of those required with conventional serial transfer devices for lower power consumption.
- Provides a power saving function, in which all but one driver are set to standby mode and disable to input display data, for even lower power consumption in LCD modules with multistage cascade connection.

#### Applications

• Word processors, PDAs, and other portable information terminals

Block Diagram



# Pin Arrangement



# Pin Descriptions

| Pin No.         | I/O          | Function  | Description   |  |  |  |  |
|-----------------|--------------|---|---|--|--|--|--|
| D0 to D7        | Ι            | Display data<br>inputs<br>(8 bits)                | <ul> <li>Parallel input of display data in 4-bit or 8-bit units.</li> <li>In 4-bit parallel input mode, the 4 pins D0 to D3 are used for data input. The 4 pins D0 to D7 should be tied to V<sub>DI</sub> or V<sub>SS</sub>.</li> <li>In 8-bit parallel input mode, the 8 pins D0 to D7 are used for data input.</li> </ul> |  |  |  |  |
| O1 to O320      | 0            | LCD drive outputs                                 | These pins output the LCD drive voltages.   |  |  |  |  |
| SHL             | Ι            | Shift direction selection                         | Switches the shift register data shift direction, and the /ER and /EL pin I/O mode.   |  |  |  |  |
| СР              | Ι            | Shift clock input                                 | The shift register transfer clock input. The shift register operates on the falling edge of this signal.  |  |  |  |  |
| LP              | Ι            | Latch signal input                                | The DF signal and the shift register data are latched on the falling edge of this signal, and the latched data is output.   |  |  |  |  |
| /DISPOFF        | Ι            | Display off input                                 | The LCD drive outputs output the VM level regardless of the data while this pin is low.   |  |  |  |  |
| CL1             | Ι            | LCD compensation voltage<br>(VHC and VLC) control | Controls the period for the LCD compensation voltage (VHC and VLC) output to the LCD drive output pins according to the display data.   |  |  |  |  |
| CL2             | Ι            | LCD compensation<br>voltage (VM) control          | Controls the period for the LCD compensation voltage (VM) output to the LCD drive output pins according to the display data.  |  |  |  |  |
| DF              | Ι            | Alternation signal input                          | Performs signal alternation for the LCD drive voltage.  |  |  |  |  |
| V <sub>DD</sub> | Power supply | Logic system power supply                         | Power supply used for the logic circuits  |  |  |  |  |
| V <sub>SS</sub> | Power supply | GND   | GND   |  |  |  |  |
| VH (2 pins)     | Power supply | Drive power supply                                | LCD drive power supply  |  |  |  |  |
| VL (2 pins)     | Power supply | Drive power supply                                | LCD drive power supply  |  |  |  |  |
| VM (2 pins)     | Power supply | Drive power supply                                | LCD drive power supply, (LCD compensation power supply)   |  |  |  |  |
| VHC (2 pins)    | Power supply | Drive power supply                                | LCD drive power supply, (LCD compensation power supply)<br>Used as the power supply for the LCD drive circuit.  |  |  |  |  |
| VLC (2 pins)    | Power supply | Drive power supply                                | LCD drive power supply, (LCD compensation power supply)<br>Connected internally to the $V_{SS}$ pin.  |  |  |  |  |
| /EL             | I/O          | Enable signal input and output                    | Data input/output for the chip enable signal  |  |  |  |  |
| /ER             | I/O          | Enable signal input<br>and output                 | Data input/output for the chip enable signal  |  |  |  |  |
| MOD             | Ι            | Mode selection                                    | MODLow4-bit parallel inputHigh8-bit parallel input  |  |  |  |  |

## Function Descriptions

## 1. Control circuit for bidirectional shift register

This IC includes two circuits, an enable control circuit and a data selector, that control the built-in bidirectional shift register.

#### 1.1 Enable control circuit

This circuit consists of a base-80 counter circuit (for 4-bit parallel input mode), a base-40 counter circuit (for 8-bit parallel input mode), and a control circuit for the chip enable I/O circuit.

This counter counts clock pulses and outputs a carry on the falling edge of the 80th clock cycle (in 4-bit parallel input mode) or the 40th clock cycle (in 8-bit parallel input mode). This corresponds to the completion of the shift register data shift operation. This carry stops the data shift clock internally to the IC, and places the counter and the shift register in the stopped state. When LP signal goes high, the base-80 and base-40 counters are reset and set to the counter wait state (standby state).

The standby state is not cleared until the chip enable I/O signal (/EL and /ER) that corresponds to shift direction goes low. When that chip enable signal goes low, the data shift clock and counter start operating again.

When this IC is connected in the serial cascade form, the counter carry signal is used as the chip enable signal for the driver IC in the next stage. The result of this operation is that at the completion of each 80 clock cycles (in 4-bit parallel input mode) or 40 clock cycles (in 8-bit parallel input mode), the next driver IC in sequence goes to the active state and the total power consumption of the whole LCD panel is reduced.

#### 1.2 Data selector circuit

This circuit determines, based on the state of the SHL pin, the data shift direction of the internal shift register and the I/O mode of the chip enable I/O pin as shown in tables 1-a and 1-b.

#### 2. $80 \times 4$ -bit (4-bit parallel input mode)/ $40 \times 8$ -bit (8-bit parallel input mode) bidirectional shift register

The IC internal 4-bit parallel 80-stage and 8-bit parallel 40-stage bidirectional shift registers operate on the falling edge of the clock pulse.

In 4-bit parallel input mode, since the input data is divided into 4-bit parallel units, the shifting of the 320 output units of data requires 80 clock cycles. (See Timing Charts 1 and 3.)

In 8-bit parallel input mode, since the input data is divided into 8-bit parallel units, the shifting of the 320 output units of data requires 40 clock cycles. (See Timing Charts 2 and 4.)

The shift direction is selected by the SHL pin as shown in tables 1-a and 1-b.

#### 3. 320-bit data latch (2)

The 320-bit data latch (2) holds the 320 bits of data acquired by the shift register for a single horizontal scan period (1H).

Data is latched on the falling edge of the LP signal, which is the start pulse for the horizontal scan period, held for 1H, and the next data is latched on the next falling edge on the LP signal.

Timing Chart 3 shows the shift register and latch operation for the first stage segment driver when multiple driver ICs are connected in series and operated in 4-bit parallel mode.

Also, Timing Chart 4 shows the shift register and latch operation for the first stage segment driver when multiple driver ICs are connected in series and operated in 8-bit parallel mode.

## Function Descriptions (continued)

## 4. Level shifters

The level shifters convert levels from the logic circuit signal levels ( $V_{DD}$  = high,  $V_{SS}$  = low) to the signal levels (VHC = high, VLC =  $V_{SS}$  = low) used by the LCD drive circuits, such as the analog switches. The IC includes two types of level shifters, one is for 320 bits display data and the other is for control signals.

## 5. 320-bit data latch (1)

The 320-bit data latch (1) holds the 320 bits of display data acquired by the 320-bit data latch (2) for an additional 1H. Thus the 320-bit data latch (1) holds the data for the previous line from the display data currently being scanned.

Data is latched on the falling edge of the LP signal, held for 1H, and the next data is latched on the next falling edge on the LP signal.

## 6. 5-level analog switch

The 5-level analog switch is controlled by the control circuit and selects one of the 5 drive voltages (VHC, VH, VM, VL, and VLC), and outputs the selected levels to the 320 LCD drive output pins.

## 7. DF latch (1)

The DF latch (1) holds the DF data for a single horizontal scan period (1H).

Data is latched on the rising edge of the LP signal, which is the start pulse for the horizontal scan period, held for 1H, and the next data is latched on the next rising edge on the LP signal.

## 8. DF latch (2)

The DF latch (2) latches the data acquired by the DF latch (1) on the falling edge of the LP signal, holds that data for 1H, and latches the next data on the next falling edge of the LP signal.

(Timing Charts 3 and 4 show this latch operation.)

#### 9. Control circuit

The voltage selected by the 5-level analog switch is determined by the 320-bit data latch (1), the 320-bit data latch (2), the /DISPOFF signal, the CL1 signal, the CL2  $\overline{\text{LP}}$  signal, the DF input, and DF latch (2).

When the /DISPOFF signal is low, the VM level of the LCD drive voltage is selected, regardless of the values of the data latches (1) and (2) outputs, the DF input, the DF latch (2) output, and the high/low state of the CL1 and  $CL2 \cdot \overline{LP}$  signals. When the /DISPOFF signal is low, the VM level is output from the common driver, and the voltage applied to all of the dots becomes 0 V, since the same voltage is applied. This results in a completely blank display.

When either the CL1 or  $CL2 \cdot \overline{LP}$  signal is high, the IC switches the LCD drive voltage and the LCD compensation voltage by comparing the data latch (1) and (2) outputs with the DF input and the DF latch (2) output.

Table 2 lists the LCD drive output pin output voltage levels according to the data latch (1) output (Qn-1), the data latch (2) output (Qn), the CL1 and  $CL2 \cdot \overline{LP}$  signals, the DF input, the DF latch (2) output (DFn-1), and the /DISPOFF signal.

Figure 1 presents examples of the LCD drive output pin waveform as driven according to table 2, which appears later. Two examples are presented, one with the DF pin held high, and the other with an LCD alternation signal input to the DF pin.

# ■ Function Descriptions (continued)

Table 1-a. Data shift control

In 4-bit parallel input mode (MOD = low)

| SHL  | /ER    | /EL    |    |               |      |      | Shift clock  |           |      |
|------|--------|--------|----|---------------|------|------|--------------|-----------|------|
|      |        |        |    |               | 1    | 2    | n            | 79        | 80   |
| Low  | Input  | Output | D3 | $\rightarrow$ | O320 | O316 | ··· O4(80–n) | +4 … 08   | O4   |
|      |        |        | D2 | $\rightarrow$ | 0319 | O315 | ··· O4(80–n) | +3 07     | O3   |
|      |        |        | D1 | $\rightarrow$ | O318 | O314 | ··· O4(80–n) | +2 06     | O2   |
|      |        |        | D0 | $\rightarrow$ | O317 | O313 | ··· O4(80–n) | +1 ··· O5 | 01   |
| High | Output | Input  | D3 | $\rightarrow$ | 01   | 05   | ··· O4n –3   | ··· 0313  | O317 |
|      |        |        | D2 | $\rightarrow$ | O2   | O6   | ··· O4n –2   | ··· O314  | O318 |
|      |        |        | D1 | $\rightarrow$ | 03   | O7   | ··· O4n -1   | ··· 0315  | O319 |
|      |        |        | D0 | $\rightarrow$ | 04   | 08   | ··· O4n      | ··· 0316  | O320 |

## Table 1-b. Data shift control

In 8-bit parallel input mode (MOD = high)

| SHL  | /ER    | /EL    |    |               |      |      | S  | hift clock   |          |      |
|------|--------|--------|----|---------------|------|------|----|--------------|----------|------|
|      |        |        |    |               | 1    | 2    |    | · n          | <br>39   | 40   |
| Low  | Input  | Output | D7 | $\rightarrow$ | O240 | O232 |    | · O8(40–n)+8 | <br>016  | 08   |
|      |        |        | D6 | $\rightarrow$ | O239 | O231 |    | · O8(40–n)+7 | <br>015  | 07   |
|      |        |        | D5 | $\rightarrow$ | O238 | O230 | ×  | · O8(40–n)+6 | <br>014  | O6   |
|      |        |        | D4 | $\rightarrow$ | O237 | O229 |    | · O8(40–n)+5 | <br>013  | 05   |
|      |        |        | D3 | $\rightarrow$ | O236 | O228 |    | · O8(40–n)+4 | <br>O12  | 04   |
|      |        |        | D2 | $\rightarrow$ | O235 | O227 |    | · O8(40–n)+3 | <br>011  | O3   |
|      |        |        | Dl | $\rightarrow$ | O234 | O226 |    | · O8(40–n)+2 | <br>O10  | O2   |
|      |        |        | D0 | $\rightarrow$ | O233 | O225 |    | · O8(40–n)+1 | <br>09   | 01   |
| High | Output | Input  | D7 | $\rightarrow$ | 01   | 09   |    | · 08n–7      | <br>O305 | 0313 |
|      |        |        | D6 | $\rightarrow$ | O2   | O10  |    | · 08n–6      | <br>O306 | O314 |
|      |        |        | D5 | $\rightarrow$ | 03   | O11  |    | · 08n-5      | <br>O307 | 0315 |
|      |        |        | D4 | $\rightarrow$ | O4   | O12  |    | · 08n-4      | <br>O308 | O316 |
|      |        |        | D3 | $\rightarrow$ | 05   | O13  |    | · 08n-3      | <br>O309 | O317 |
|      |        |        | D2 | $\rightarrow$ | O6   | O14  | •• | · 08n-2      | <br>O310 | O318 |
|      |        |        | D1 | $\rightarrow$ | 07   | O15  |    | · O8n-1      | <br>O311 | O319 |
|      |        |        | D0 | $\rightarrow$ | 08   | O16  | •• | · O8n        | <br>O312 | O320 |

# ■ Function Descriptions (continued)

Table 2. LCD drive output pin output voltage

| /DISPOFF | CL1  | $CL2 \cdot \overline{LP}$ | DF latch (2)<br>output DFn-1 | DF input | Data latch (1)<br>output Qn-1 | Data latch (2)<br>output Qn | LCD drive output<br>O1 to O320 |
|----------|------|---------------------------|------------------------------|----------|-------------------------------|-----------------------------|--------------------------------|
| High     | High | Low                       | High                         | High     | High                          | High                        | VL                             |
| -        | -    |                           |                              |          |                               | Low                         | VHC                            |
|          |      |                           |                              |          | Low                           | High                        | VLC                            |
|          |      |                           |                              |          |                               | Low                         | VH                             |
|          |      |                           |                              | Low      | High                          | High                        | VHC                            |
|          |      |                           |                              |          |                               | Low                         | VL                             |
|          |      |                           |                              |          | Low                           | High                        | VH                             |
|          |      |                           |                              |          |                               | Low                         | VLC                            |
|          |      |                           | Low                          | High     | High                          | High                        | VLC                            |
|          |      |                           |                              |          |                               | Low                         | VH                             |
|          |      |                           |                              |          | Low                           | High                        | VL                             |
|          |      |                           |                              |          |                               | Low                         | VHC                            |
|          |      |                           |                              | Low      | High                          | High                        | VH                             |
|          |      |                           |                              |          |                               | Low                         | VLC                            |
|          |      |                           |                              |          | Low                           | High                        | VHC                            |
| Lc       |      |                           |                              |          |                               | Low                         | VL                             |
|          | Low  | High                      | High                         | High     | High                          | High                        | VL                             |
|          |      |                           |                              |          |                               | Low                         | VM                             |
|          |      |                           |                              |          | Low                           | High                        | VM                             |
|          |      |                           |                              |          |                               | Low                         | VH                             |
|          |      |                           |                              | Low      | High                          | High                        | VM                             |
|          |      |                           |                              |          |                               | Low                         | VL                             |
|          |      |                           |                              |          | Low                           | High                        | VH                             |
|          |      |                           |                              |          |                               | Low                         | VM                             |
|          |      |                           | Low                          | High     | High                          | High                        | VM                             |
|          |      |                           |                              |          |                               | Low                         | VH                             |
|          |      |                           |                              |          | Low                           | High                        | VL                             |
|          |      |                           |                              |          |                               | Low                         | VM                             |
|          |      |                           |                              | Low      | High                          | High                        | VH                             |
|          |      |                           |                              |          |                               | Low                         | VM                             |
|          |      |                           |                              |          | Low                           | High                        | VM                             |
|          |      |                           |                              |          |                               | Low                         | VL                             |
|          |      | Low                       | *                            | High     | *                             | High                        | VL                             |
|          |      |                           |                              |          |                               | Low                         | VH                             |
|          |      |                           |                              | Low      |                               | High                        | VH                             |
|          |      |                           |                              |          |                               | Low                         | VL                             |
| Low      | *    | *                         | *                            | *        | *                             | *                           | VM                             |

Note) 1. \*: Don't care

- 2. The timing charts for the IC blocks are presented on the following pages.
- 3. The IC is specified to operate as follows: when the DF input is high, the output is inverted with respect to the actual input data.
- 4. To provide correct display, either the input data must be inverted, or an input to the DF pin that is inverted with respect to that of the common driver must be provided.

■ Function Descriptions (continued)

Figure 1. LCD drive output waveform examples



# Timing Charts

1. Counter and chip enable pins (4-bit parallel input mode)



- Timing Charts (continued)
- 2. Counter and chip enable pins (8-bit parallel input mode)



# ■ Timing Charts (continued)

3. Shift register and latch operation (SVGA LCD panel)



Note)  $f_{LP} = f_{CP} / 160$ 

- Timing Charts (continued)
- 4. Shift register and latch operation (XGA LCD panel)



Note)  $f_{LP} = f_{CP} / 240$ 

## ■ Timing Charts (continued)

5. Segment driver LCD output waveforms



Note) The figure above shows the correspondence between the latch (1) and latch (2) data (DF latch (1) and DF latch (2)); the O1 and O2 drive voltages.

# ■ Timing Charts (continued)

6. Segment and common driver LCD output waveforms (when /DISPOFF is high)



## Timing Charts (continued)

## 7. LCD display and LCD applied voltage waveforms (when /DISPOFF is high)

When the drive outputs shown in section 6 are applied, if the display is normally white, the display will be shown in the right figure.

If the display is normally black, then the display will be set up for black/white reversed display. The waveforms of the voltages applied to (1,1) and (2,3) dots in the right figure are shown below.

Note that the applied voltages are referenced to the common side drive voltage VM, and therefore displayed as  $V_{COM}$ - $V_{SEG}$ .

$$VLCD = V_{COM} - V_{SEG}$$





- Note) 1. When the LCD voltage applied to a dot is ±VLCD, it will be displayed as black in normally white mode and as white in normally black mode.
  - 2. Since the drive waveform is dulled at the segment drive waveform transition and the actual voltage drops, this IC applies the compensation voltage at the drive waveform transition to compensate the actual voltage.

## LCD Drive Voltage Names and Relationships (Reference)

The figure presents the LCD drive voltage provided by this IC and the MN8637 series common drivers, and the relationships between those voltages.



## Electrical Characteristics

## 1. Absolute Maximum Ratings at $V_{SS} = 0 V$ , $T_a = 25^{\circ}C$

| Parameter             | Symbol           | Rating                        | Unit |
|-----------------------|------------------|-------------------------------|------|
| Supply voltage 1      | V <sub>DD</sub>  | - 0.3 to +7.0                 | V    |
| Supply voltage 2      | VHC              | - 0.3 to +7.0                 | V    |
| Drive voltage         | Vn               | – 0.3 to VHC+0.3              | V    |
| Input voltage         | VIN              | – 0.3 to V <sub>DD</sub> +0.3 | V    |
| Operating temperature | T <sub>opr</sub> | -20 to +75                    | °C   |
| Storage temperature   | T <sub>stg</sub> | -40 to +125                   | °C   |

Note) 1. The absolute maximum ratings are limiting values for applied stresses below which the chip will not be destroyed. Operation is not guaranteed within these ranges.

- 2. These ratings are guarantees that apply when the standard Matsushita packages are used.
- 3. The term  $V_n$  above refers to VHC, VH, VM, VL, and VLC. These must be set up so that the following conditions hold: VHC $\geq$ VH $\geq$ VL $\geq$ VLC=V<sub>SS</sub>.

4. When power is first applied, certain voltage application sequences may result in large currents flowing in this IC and permanent damage to the IC. To prevent this, always apply the logic system power supply levels ( $V_{DD}$  and  $V_{SS}$ ) first, and only after those levels are established apply the LCD drive system power supply levels. Note that the conditions in note 3 above must be met at all times during this process.

| Parameter      | Symbol          | Conditions | Min       | Тур       | Max | Unit |
|----------------|-----------------|------------|-----------|-----------|-----|------|
| Supply voltage | V <sub>DD</sub> |            | 2.5       | 3.3       | 5.5 | V    |
| Drive voltage  | VHC             |            | 3.0       | 4.2       | 6.0 | V    |
| Drive voltage  | VH              |            | VHC - 0.7 | VHC – 0.3 | VHC | V    |
| Drive voltage  | VM              |            | VL        |           | VH  | V    |
| Drive voltage  | VL              |            | 0         | 0.3       | 0.7 | V    |

#### 2. Operating Conditions at $V_{SS} = 0 V$ , $T_a = -20^{\circ}C$ to $75^{\circ}C$

2. Operating Conditions at  $V_{SS} = 0$  V,  $T_a = -20^{\circ}C$  to 75°C (continued)

| Parameter   | Symbol                          | Conditions  | Min            | Тур | Мах | Unit |
|---|---------------------------------|---|----------------|-----|-----|------|
| Clock frequency                                       | f <sub>CP</sub>                 | $V_{DD} = 2.5 \text{ V} \text{ to } 4.5 \text{ V}$                        | _              | —   | 30  | MHz  |
|   |                                 | $V_{DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$                        | —              |     | 55  | MHz  |
| Digital signal input<br>pin capacitance <sup>†1</sup> | C <sub>in</sub>                 | At 1 MHz  | _              | 6   |     | pF   |
| Rise and fall time for CP, LP,<br>and D0 to D11       | t <sub>r</sub> , t <sub>f</sub> | The following condition must<br>be met: $t_r$ , $t_f \le 1/2(1/f - 2t_w)$ | 2.5 V to 4.5 V |     |     | ns   |
|   |                                 | Here, f is the frequency used<br>and $t_w$ is the minimum pulse<br>width. | 4.5 V to 5.5 V |     |     | ns   |

Note) 1. †1: CP, D0 to D7

- 2. The VLC drive voltage is shorted to  $V_{SS}$  internally to the IC. Thus VLC =  $V_{SS}$ .
- 3. Connect directly each of the multiple drive supply pins of VHC, VH, VM, VL, and VLC.

# 3. DC Characteristics at $V_{SS} = 0$ V, $V_{DD} = 2.5$ V to 5.5 V, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C

| Parameter   | Symbol           | Conditions  | Min                  | Тур | Max                 | Unit |
|---|------------------|---|----------------------|-----|---------------------|------|
| Operating supply current                                | I <sub>DD</sub>  | $f_{CP} = 20 \text{ MHz}$<br>$f_{Dn} = 10 \text{ MHz}$<br>$f_{LP} = 36 \text{ kHz}$ |                      | 2   | 6                   | mA   |
| Quiescent supply current (8-bit parallel input mode)    | I <sub>SS1</sub> | In the clock stopped state<br>with MOD = open                                       | _                    | —   | 100                 | μA   |
| Quiescent supply current<br>(4-bit parallel input mode) | I <sub>SS2</sub> | In the clock stopped state<br>with MOD = low  | —                    | _   | 500                 | μA   |
| 1) Input Pins (SHL, CP, LP, CL                          | 1, CL2, D        | F, D0 to D11, /DISPOFF)   |                      |     |                     |      |
| High-level input voltage                                | V <sub>IH1</sub> |   | $0.7 \times V_{DD}$  |     | V <sub>DD</sub>     | V    |
| Low-level input voltage                                 | V <sub>IL1</sub> |   | 0                    |     | $0.3 \times V_{DD}$ | V    |
| Input leakage current                                   | I <sub>LI1</sub> |   | -10                  | _   | 10                  | μΑ   |
| 2) Input with Pull-up Resistor P                        | ins (MOD)        | )   |                      |     |                     |      |
| High-level input voltage                                | V <sub>IH2</sub> |   | $0.7 \times V_{DD}$  |     | V <sub>DD</sub>     | V    |
| Low-level input voltage                                 | V <sub>IL2</sub> |   | 0                    | _   | $0.3 \times V_{DD}$ | V    |
| Pull-up resistance                                      | R <sub>PU2</sub> | $V_{DD} = 3.3 \text{ V}, \text{ MOD} = 0 \text{ V}$                                 | 30                   | 100 | 300                 | KΩ   |
| 3) I/O Pins (/ER, /EL)                                  |                  |   |                      |     |                     |      |
| High-level input voltage                                | V <sub>IH3</sub> |   | $0.7 \times V_{DD}$  | _   | V <sub>DD</sub>     | V    |
| Low-level input voltage                                 | V <sub>IL3</sub> |   | 0                    |     | $0.3 \times V_{DD}$ | V    |
| Input leakage current                                   | I <sub>LI3</sub> |   | -10                  | _   | 10                  | μΑ   |
| High-level output voltage                               | V <sub>OH3</sub> | $I_{OH} = -0.5 \text{ mA}$  | V <sub>DD</sub> -0.5 |     | _                   | V    |
| Low-level output voltage                                | V <sub>OL3</sub> | $I_{OL} = 0.5 \text{ mA}$   |                      |     | 0.5                 | V    |
| Output leakage current                                  | I <sub>LO3</sub> |   | -10                  |     | 10                  | μΑ   |

3. DC Characteristics at V\_{SS} = 0 V, V\_{DD} = 2.5 V to 5.5 V, T\_a = -20^{\circ}C to +75°C (continued)

| Parameter                         | Symbol           | Condition                        | S               | Min             | Тур        | Max                  | Unit     |
|-----------------------------------|------------------|----------------------------------|-----------------|-----------------|------------|----------------------|----------|
| 4) LCD Drive Outputs (O1 to O     | 320)             |                                  | V <sub>SS</sub> | $= 0 V, V_{DD}$ | = 2.5 V, T | $T_a = -20^{\circ}C$ | to +75°C |
| Output on resistance              | R <sub>ON</sub>  | VHC = 4.2 V                      | VHC             | _               | 450        | 900                  | Ω        |
|                                   |                  | VH = 3.9 V                       | VH              | _               | 450        | 900                  |          |
|                                   |                  | VM = 2.1 V                       | VM              | _               | 450        | 900                  |          |
|                                   |                  | VL = 0.3 V                       | VL              | _               | 450        | 900                  |          |
|                                   |                  | VLC = 0.0 V                      | VLC             | _               | 450        | 900                  |          |
|                                   |                  | $V_n - V_O = 0.5 V$              |                 |                 |            |                      |          |
|                                   |                  | V <sub>O</sub> : Applied voltage |                 |                 |            |                      |          |
|                                   |                  | of O1 to O320                    |                 |                 |            |                      |          |
| Output on resistance              | R <sub>ON1</sub> | VHC = 4.2 V                      |                 |                 |            | 200                  | Ω        |
| Variations between drive voltages |                  | VH = 3.9 V                       |                 |                 |            |                      |          |
| Output on resistance              | R <sub>ON2</sub> | VM = 2.1 V                       |                 |                 | —          | 200                  | Ω        |
| Variations between pins           |                  | VL = 0.3 V                       |                 |                 |            |                      |          |
|                                   |                  | VLC = 0.0 V                      |                 | 67              |            | -                    |          |

# 4. AC Characteristics at $V_{SS} = 0$ V, $V_{DD} = 2.5$ V to 5.5 V, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C

| Parameter            | Symbol           | Conditi | ons                 | Min  | Тур | Max | Unit |
|----------------------|------------------|---------|---------------------|------|-----|-----|------|
|                      |                  |         | V <sub>DD</sub> (V) |      |     |     |      |
| CP cycle time        | tp               |         | 2.5 to 4.5          | 33.3 | —   | —   | ns   |
|                      |                  |         | 4.5 to 5.5          | 18   |     |     |      |
| CP high-level period | t <sub>wcH</sub> |         | 2.5 to 4.5          | 13   |     |     | ns   |
|                      |                  |         | 4.5 to 5.5          | 6    |     | —   |      |
| CP low-level period  | t <sub>wcL</sub> |         | 2.5 to 4.5          | 13   |     | —   | ns   |
|                      |                  |         | 4.5 to 5.5          | 6    |     |     |      |
| LP high-level period | t <sub>wlH</sub> |         | 2.5 to 5.5          | 40   |     | —   | ns   |
| LP setup time 1      | t <sub>st1</sub> | CP-LP   | 2.5 to 4.5          | 15   |     |     | ns   |
|                      |                  |         | 4.5 to 5.5          | 10   |     |     |      |
| LP setup time 2      | t <sub>st2</sub> | CP-LP   | 2.5 to 4.5          | 10   |     | —   | ns   |
|                      |                  |         | 4.5 to 5.5          | 10   |     |     |      |
| LP hold time 1       | t <sub>hd1</sub> | CP-LP   | 2.5 to 4.5          | 15   |     |     | ns   |
|                      |                  |         | 4.5 to 5.5          | 10   |     |     | 1    |
| LP hold time 2       | t <sub>hd2</sub> | CP-LP   | 2.5 to 4.5          | 50   |     | —   | ns   |
|                      |                  |         | 4.5 to 5.5          | 25   |     | —   | ]    |
| Data setup time      | t <sub>st3</sub> | CP-Dx   | 2.5 to 4.5          | 12   |     | —   | ns   |
|                      |                  |         | 4.5 to 5.5          | 8    |     | —   | 1    |
| Data hold time       | t <sub>hd3</sub> | CP-Dx   | 2.5 to 4.5          | 12   |     |     | ns   |
|                      |                  |         | 4.5 to 5.5          | 7    |     | —   | 1    |

1

4. AC Characteristics at V\_{SS} = 0 V, V\_{DD} = 2.5 V to 5.5 V, T\_a = -20^{\circ}C to +75°C (continued)

| Parameter   | Symbol           | Conditi               | ions                | Min | Тур | Max | Unit |
|---|------------------|-----------------------|---------------------|-----|-----|-----|------|
|   |                  |                       | V <sub>DD</sub> (V) |     |     |     |      |
| Carry signal setup time   | t <sub>st4</sub> |                       | 2.5 to 4.5          | 12  | _   | _   | ns   |
|   |                  |                       | 4.5 to 5.5          | 6   |     | _   |      |
| Carry signal output delay time                                    | t <sub>d1</sub>  |                       | 2.5 to 4.5          | —   |     | 21  | ns   |
|   |                  |                       | 4.5 to 5.5          | _   |     | 12  |      |
| LP rising edge to<br>CL2 rising edge time                         | t <sub>lc1</sub> |                       |                     | 18  |     |     | ns   |
| CL2 rising edge to<br>LP falling edge time                        | t <sub>c11</sub> |                       |                     | 18  | _   | _   | ns   |
| CL2 falling edge to<br>CL1 rising edge time                       | t <sub>cc</sub>  |                       |                     | 2   | -   |     | μs   |
| LP rising edge to<br>DF rising edge time,<br>DF falling edge time | t <sub>ld</sub>  |                       |                     | 40  | _   | -   | ns   |
| LCD drive signal output delay time 1                              | t <sub>d2</sub>  | $LP \rightarrow O_n$  |                     |     | _   | 250 | ns   |
| LCD drive signal output delay time 2                              | t <sub>d3</sub>  | CL1→O <sub>n</sub>    |                     | -   | _   | 250 | ns   |
| LCD drive signal output delay time 3                              | t <sub>d4</sub>  | $CL2 \rightarrow O_n$ |                     | —   |     | 250 | ns   |
| LCD drive signal output delay time 4                              | t <sub>d5</sub>  | DF→O <sub>n</sub>     |                     | _   | _   | 250 | ns   |
| LCD drive signal output delay time 5                              | t <sub>d6</sub>  | /DISPOFF→O            | n                   |     | —   | 250 | ns   |

- Electrical Characteristics (continued)
- 4. AC Characteristics (continued)



4. AC Characteristics (continued)



4. AC Characteristics (continued)



4. AC Characteristics (continued)



# Request for your special attention and precautions in using the technical information and semiconductors described in this material

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this material is limited to showing representative characteristics and applied circuit examples of the products. It does not constitute the warranting of industrial property, the granting of relative rights, or the granting of any license.
- (3) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).

Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
- (4) The products and product specifications described in this material are subject to change without notice for reasons of modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment. Even when the products are used within the guaranteed values, redundant design is recommended, so that such equipment may not violate relevant laws or regulations because of the function of our products.
- (6) When using products for which dry packing is required, observe the conditions (including shelf life and after-unpacking standby time) agreed upon when specification sheets are individually exchanged.
- (7) No part of this material may be reprinted or reproduced by any means without written permission from our company.

## Please read the following notes before using the datasheets

- A. These materials are intended as a reference to assist customers with the selection of Panasonic semiconductor products best suited to their applications.
   Due to modification or other reasons, any information contained in this material, such as available product types, technical data, and so on, is subject to change without notice.
   Customers are advised to contact our semiconductor sales office and obtain the latest information before starting precise technical research and/or purchasing activities.
- B. Panasonic is endeavoring to continually improve the quality and reliability of these materials but there is always the possibility that further rectifications will be required in the future. Therefore, Panasonic will not assume any liability for any damages arising from any errors etc. that may appear in this material.
- C. These materials are solely intended for a customer's individual use. Therefore, without the prior written approval of Panasonic, any other use such as reproducing, selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited.