

17 August 2004

# **MPC8560ADS Rev.A**

## **Quick Reference Guide**

## Table of Contents


<b>1. Switchís SETUP .....</b>	<b>2</b>
<b>2. Jumperís SETUP .....</b>	<b>15</b>
<b>3. PQ37L (MPC8541/8555) device usage .....</b>	<b>16</b>

Switches and jumpers arrangement on the MPC8560ADS Rev.A represented in the Figure 1.

### 1. Switchís SETUP

Default status of the board switches represented in the Table 1.

Figure 1



**Table 1**

#	Ref.	Block Name	Name	Pos.	Note			
1	SW1	PCI						
			1	I/O IMPED	1	420hm PCI impedance; (0=200hm PCI impedance)		
			2	ARBITER	1	On-Chip PCI/PCIX Arbiter (0= External Arbiter is required)		
			3	DEBUG	1	Normal mode (0=Debug EN) *1		
			4	CONFIG	1	PCI mode (0=PCIX mode)		
			5	WIDTH	1	32bit interface (0=64bit interface)		
			6	SPARE	1	Not used (CORE PLL1 for PQ37L)		
2	SW2	PCI & LB						
			1	PCI_HOLD_EN 0	1	LB_HOLD EN0 for PQ37L	*2	
			2	PCI_HOLD_EN 1	1	LB_HOLD EN1 for PQ37L		
			3	HOST/AGT 0	1	RIO & PCI Host	CORE PLL2 for PQ37L	*3
			4	HOST/AGT 1	1			
			5	LB_HOLD_EN 0	1	1ns hold time		*4
6	LB_HOLD_EN 1	1						
3	SW3	ROM & BOOT						
			1	ROM_LOC.0	1	FLASH (Local Bus GPCM-32bit)	*5	
			2	ROM_LOC.1	1			
			3	ROM_LOC.2	1			
			4	CPU_BOOT	1	e500 allowed to boot without waiting	*6	
			5	BOOTSEQ 0	1	Boot sequencer is disabled.	*7	
6	BOOTSEQ 1	1	I <sup>2</sup> C ROM not asserted					
4	SW4	ATM						
			1	ATM2_16	0	FCC1 ATM16 Disabled (1=Enable)		
			2	ATM2_8	0	FCC1 ATM8 Disabled (1=Enable)		
			3	ATM1	0	FCC2 ATM Disabled (1=Enable)		
			4	UTP1_UTP2	0	FCC1 Single PHY (1=Multi-PHY)		
			5	FE2	0	FCC2 FETH2 Disabled (1=Enable)		
			6	FE3	0	FCC3 FETH3 Disabled (1=Enable)		
			7	RS232_2	1	RS232_2 Enabled (0=Disable)		
8	RS232_1	1	RS232_1 Enabled (0=Disable)					
5	SW5	CPM CNTR3						
			1	MANUAL	1	Manual (0=Default)		
			2	USB	1	Disabled (0=Enabled)		
			3	RSRV.	0	Not used		
4	RSRV.	0						
6	SW6	TSEC & GLOBAL						
			1	TSEC1_CFG	0	GMII/RGMII (1=TBI/RTBI)	*8	
			2	TSEC2_CFG	0	GMII/RGMII (1=TBI/RTBI)	*9	
			3	TSEC_WIDTH	1	ETH 8bit TBI/GMII (0=4bit RTBI/RGMII)	*10	
			4	CPM_TEST	1	Connected to TSEC1_TxD[3]	Chip test only	
			5	CFG.60X	1	Connected to TSEC1_TxD[2]		
			6	GL.SFTO	1	Connected to TSEC1_TxD[1]		
			7	GL.WAITR	1	Connected to TSEC1_TxD[0]		
			8	POR_ABIST	1	Connected to TRIG_OUT	*11	
			9	MEM.DEBUG	1	DDR debug info on MSRCID & MDVAL	*12	
10	DDR.DEBUG	1	DDR ECC normal mode	*13				

**Continue Table 1**

#	Ref.	Block Name	Name	Pos.	Note		
7	<b>SW7</b>	<b>PLL &amp; RIO</b>	SYS PLL 0	1	10:1 CCB/SYSCLK		
			SYS PLL 1	0			
			SYS PLL 2	1			
			SYS PLL 3	0			
			SYS PLL 0	0	5:2 e500/CCB		*15
			CORE PLL 1	1			
			RIO CLK 0	1	CCB = TX Clock	<b>ROM LOC0 for PQ37L</b>	*16
			RIO CLK 1	1		<b>ROM LOC1 for PQ37L</b>	
8	<b>SW8</b>	<b>RIO ID</b>	DEVICE ID 0	1	Default 0xFF		
			DEVICE ID 1	1			
			DEVICE ID 2	1			
			DEVICE ID 3	1			
			DEVICE ID 4	1			
			DEVICE ID 5	1			
			DEVICE ID 6	1			
			DEVICE ID 7	1	Device ID used for Rapid IO hosts		
9	<b>SW9</b>		<b>RIO_CLK</b>		Setting RIO-CLK On-Board Synthesizer clock-out		
10	<b>SW10</b>	<b>CPM</b>	NU	1	Host (0=Slave)	<b>USB for PQ37L</b>	
			SELRSTXD1	1	RS232 1-TXD =PD30 (0=PB28)		
			SELRCTS1	1	RS232 1-CTS =PC15 (0=PC29)		
			SELRSTXD2	1	RS232 2-TXD =PD27 (0=PB12)		
			SELRCTS2	1	RS232 2-CTS =PC13 (0=PC28)		
			SELRSRXD2	1	RS232 2-RXD =PD28 (0=PB15)		
			PC21_CKEN	0	EXP_PC21= Exp. Clock Source Driver Disabled (1=En.)		
			PC20_EXP	0	EXP_PC20= Exp. Clock Source Driver and PC20 signal in/out Disabled (1=En.)		
11	<b>SW11</b>	<b>RIO_CLK</b>	SEL	1	16MHz On-Board XTAL ref input (0=EXT REF CLK)		
			PWD	0	Out Divider ~ 1; (1= Out Divider ~ 16)		
12	<b>SW12</b>						
		<b>MODE</b>	LSSD	1	Default	Chip test only	
			PERSONALITY	1	Dracom (0=Draco)		
			POR LBIST	1	Connected to ASLEEP	Chip test only	
			RSRV.	0	Not used		
			RSRV	0			
			HRST REQ.	1	Disable (0=Enable)		
			DRACOM REV.	0	PQ3_Rev2 (1=PQ3_Rev1)		
			CONFIG	0	Manual configuration value (1= Default configuration)		

**Continue Table 1**

#	Ref.	Block Name	Name	Pos.	Note			
13	SW13	DDR GVDD	0	0	GVDD=2.5V	*17		
			1	1				
			2	0				
			3	1				
			4	1				
			5	1				
			6	RSRV.			0	
14	SW14	RIO CLK	MO	1	VCO=800MHz, Fout=200MHz	*18		
			M1	0				
			M2	0				
			M3	1				
			M4	1				
			M5	0				
			M6	0				
			N0	0				
			N1	0				
			EN	0			Disabled (1=Enable)	
			15	SW15			PCI-JTAG	NO
N1	0							
EN	0	PCI Slots aux JTAG disabled (1=Enable)						
RSRV.	0	Not used						
16	SW16	CLOCK2	N0	1	N=1	*18		
			N1	1				
			SYNT_EN	1	Enable (0=Stopped Log.î0î)			
			CLK_STOP	1	Clock Buffer	Buffer Out Active (0=Stopped Log.î0î)		
			CLK_SEL	0		PECL input selected (1=Ext Clock source)		
			CLK_EN	1		Buffer Out Enable (0=3-State)		
			17	SW17	I <sup>2</sup> C_EEPROM	WRITE_PRT	0	Write/Read Enable (1=Disable)
A0	0	I <sup>2</sup> C bus address î0î						
A1	0							
A2	0							
18	SW18	CLOCK1				MO	1	VCO=1056MHz; (M=33) Fout=16*33/16=33MHz
			M1	0				
			M2	0				
			M3	0				
			M4	0				
			M5	1				
			M6	0				
			PWD.	1	Output Power Down Divider = :16 (0=:1)			

**Continue Table 1**

#	Ref.	Block Name	Name	Pos	Note	
19	SW19	CLOCK	SET		Manual Sys Clock setting	
20	SW20		MODE		Sys Clock Control select (Manual/Remote)	
21	SW21					
	1	HOST_CLK	FRANGE 0	0	Fref=50-100MHz	Optional PCI Buffer for PQ3L device
	2		FRANGE 1	1		
	3		STOP	1	Out stopped at Log.10i (0= Enable)	
	4		BSEL	0	Fref=50-100MHz (1=25-50MHz)	
	5		OE	1	Out. Disabled 3-State (0= Active)	
	6		PLL_EN	1	Device Reset (0=PLL Enable)	
22	SW22	HOST_MODE				
	1		0	1	JTAG ñ SERIAL mode selected when connected to PP PC	*20
	2		1	0		
	3		2	0		
	4		BOOTWIZ	1	Disabled (i0i -Enabled) ñ Optional components	
23	SW23	DDR	MODE		GVDD Control select (Manual/Default)	
24	SW24	CORE	MODE		VDD, AVDD Control select	
25	SW25					
	1	VDD/AVDD	0	1	VDD, AVDD=1.2V	*21
	2		1	0		
	3		2	0		
	4		3	0		
	5		4	0		
	6		RSRV.	1	Not used	
26	SW26		HRST		System HARD RESET	
27	SW27		SRST		System SOFT RESET	
28	SW28		PWR_ON/OFF		ADS Power ON/OFF	
29	SW29	DIMM0_ADR				
	1		SA2	0	DIMM0 SPD EEPROM I <sup>2</sup> C bus address i 1i	
	2		SA1	0		
	3		SA0	1		
	4		RSRV.	0		
30	SW30	DIMM1_ADR				
	1		SA2	0	DIMM1 SPD EEPROM I <sup>2</sup> C bus address i 2i	Not assembled
	2		SA1	1		
	3		SA0	0		
	4		RSRV.	0	Not used	

**Notes:**

\*1

PCI Debug configuration	
1	PCI operates in normal mode
0	PCI debug is enabled. Source ID information is driven onto the highest order address bits PCI_AD(63~ 59) during the bus command phase (PCI) or attribute phase (PCIX)

\*2

<b>PCI Output Hold configuration</b>			
<b>PCI Mode (SW1/4 =1)</b>		<b>PCIX Mode (SW1/4 =0)</b>	
<b>11</b>	2 added buffer delays ñ meets 2ns hold time requirement (default)	<b>11</b>	0 added buffer delays ñ meets 0.7ns hold time requirement (default)
<b>10</b>	3 added buffer delays (default ~ 1)	<b>10</b>	1 added buffer delays (default ~ 1)
<b>01</b>	0 added buffer delays (default ~ 2 mod4)	<b>01</b>	2 added buffer delays (default ~ 2)
<b>00</b>	1 added buffer delays (default ~ 3 mod4)	<b>00</b>	3 added buffer delays (default ~ 3)

\*3

<b>PCI &amp; RIO Host/Agent configuration</b>	
<b>11</b>	MPC8560 acts as the host processor (default)
<b>10</b>	MPC8560 acts as an agent of a PCI/PCIX host
<b>01</b>	MPC8560 acts as an agent of a RapidIO host
<b>00</b>	MPC8560 acts as an agent of both a PCI/PCIX and a RapidIO device

\*4

<b>Local Bus Output Hold configuration</b>	
<b>11</b>	1 added buffer delay (0 added buffer delays for LALE) -default
<b>10</b>	2 added buffer delays (default ~ 1) (1 added buffer delay for LALE)
<b>01</b>	3 added buffer delays (default ~ 2) (1 added buffer delay for LALE)
<b>00</b>	Reserved

\*5

<b>Boot ROM Location</b>	
<b>000</b>	PCI/PCIX
<b>001</b>	DDR SDRAM
<b>010</b>	Reserved
<b>011</b>	Rapid IO
<b>100</b>	Reserved
<b>101</b>	Local Bus GPCM ñ 8bit ROM
<b>110</b>	Local Bus GPCM ñ 16bit ROM
<b>111</b>	Local Bus GPCM ñ 32bit ROM (default)

\*6

<b>CPU Boot configuration</b>	
<b>1</b>	The e500 core is allowed to boot without waiting for configuration by an external master (default)
<b>0</b>	CPU boot hold-off mode. The e500 core is prevented from booting until configured by an external master



\*7

<b>Boot Sequencer configuration</b>	
<b>11</b>	Boot sequencer is disabled. No I <sup>2</sup> C ROM is asserted (default)
<b>10</b>	Extended I <sup>2</sup> C addressing mode is used. Boot sequencer is enabled and loads configuration information from a ROM on the I <sup>2</sup> C interface. A valid ROM must be presented
<b>01</b>	Normal I <sup>2</sup> C addressing mode is used. Boot sequencer is enabled and loads configuration information from a ROM on the I <sup>2</sup> C interface. A valid ROM must be presented
<b>00</b>	Reserved

\*8

<b>TSEC1 Protocol configuration</b>	
<b>0</b>	The TSEC1 controller operates using GMII protocol (TSEC Wight =1) or RGMII if configured in reduced mode (TSEC Wight=0) - default
<b>1</b>	The TSEC1 controller operates using TBI protocol (TSEC Wight =1) or RTBI if configured in reduced mode (TSEC Wight=0)

\*9

<b>TSEC2 Protocol configuration</b>	
<b>0</b>	The TSEC1 controller operates using GMII protocol (TSEC Wight =1) or RGMII if configured in reduced mode (TSEC Wight=0) - default
<b>1</b>	The TSEC1 controller operates using TBI protocol (TSEC Wight =1) or RTBI if configured in reduced mode (TSEC Wight=0)

\*10

<b>TSEC Wight configuration</b>	
<b>1</b>	Ethernet interfaces operate on their standard TBI or GMII modes using 8 transmit data signals and 8 receive data signals (default)
<b>0</b>	Ethernet interfaces operate in reduced mode, either RTBI or RGMII, using only 4 transmit data signals and 4 receive data signals

\*11

SW6/8 should be set to "0" when debugging with CodeWarrior + PowerTap pro.

\*12

<b>DDR Debug configuration</b>	
<b>1</b>	Debug information is not driven on ECC pins. ECC pins function in their normal mode (default)
<b>0</b>	Debug information is driven on ECC pins instead of normal ECC I/O. ADS disconnect ECC signals from memory (DDR DIMM)

\*13

<b>Memory Debug configuration</b>	
<b>1</b>	Debug information from the DDR SDRAM controller is driven on the MSRCID and MDVAL pins and may be observed at J21 logic analyzer connector (default)
<b>0</b>	Debug information from the Local Bus controller is driven on the MSRCID and MDVAL pins and may be observed at J21 logic analyzer connector

\*14

<b>CCB (System) Clock PLL Ratio</b>	
<b>0000</b>	16:1
<b>0001</b>	Reserved
<b>0010</b>	2:1
<b>0011</b>	3:1
<b>0100</b>	4:1
<b>0101</b>	5:1
<b>0110</b>	6:1
<b>0111</b>	Reserved
<b>1000</b>	8:1
<b>1001</b>	9:1
<b>1010</b>	10:1
<b>1011</b>	Reserved
<b>1100</b>	12:1
<b>1101</b>	Reserved
<b>1110</b>	Reserved
<b>1111</b>	Reserved

\*15

<b>e500 Core PLL Ratio</b>	
<b>00</b>	2:1
<b>01</b>	5:2 (2.5)
<b>10</b>	3:1
<b>11</b>	7:2 (3.5)

\*16

<b>Rapid IO Transmit Clock Source</b>	
<b>00</b>	Reserved
<b>01</b>	The Rapid IO receive clock is the source of the transmit clock
<b>10</b>	The Rapid IO transmit clock inputs (RIO_TX_CLK_IN and RIO_TX_CLK_IN-) are the source of the transmit clock
<b>11</b>	The CCB clock is the source of the transmit clock (default)

\*17

SW13/4	SW13/3	SW13/2	SW13/1	SW13/0	GVDD (Volt)
0	1	1	1	1	1.30
0	1	1	1	0	1.35
0	1	1	0	1	1.40
0	1	1	0	0	1.45
0	1	0	1	1	1.50
0	1	0	1	0	1.55
0	1	0	0	1	1.60
0	1	0	0	0	1.65
0	0	1	1	1	1.70
0	0	1	1	0	1.75
0	0	1	0	1	1.80
0	0	1	0	0	1.85
0	0	0	1	1	1.90
0	0	0	1	0	1.95
0	0	0	0	1	2.00
0	0	0	0	0	1.05
1	1	1	1	1	No CPU
1	1	1	1	0	2.1
1	1	1	0	1	2.2
1	1	1	0	0	2.3
1	1	0	1	1	2.4
<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>2.5 (default)</b>
1	1	0	0	1	2.6
1	1	0	0	0	2.7
1	0	1	1	1	2.8
1	0	1	1	0	2.9
1	0	1	0	1	3.0
1	0	1	0	0	3.1
1	0	0	1	1	3.2
1	0	0	1	0	3.3
1	0	0	0	1	3.4
1	0	0	0	0	3.5

\*18

The following table shows the synthesizer's available output frequencies with usable 16MHz input oscillator. Considering that crystal 16MHz is used the output frequency of the synthesizer can be represented by this formula:

$$F_{out} \text{ (MHz)} = 16 * M \div N$$

M	M (6:0)	Internal VCO Freq., MHz	N=1 (PWD=0) N=16(PWD=1)		N=2 (PWD=0) N=32(PWD=1)		N=4 (PWD=0) N=64(PWD=1)		N=8 (PWD=0) N=128(PWD=1)		Note
			N1	N0	N1	N0	N1	N0	N1	N0	
			1	1	0	0	0	1	1	0	
			Fout (MHz)		Fout (MHz)		Fout (MHz)		Fout (MHz)		
25	0011001	800	400		200		100		50		
26	0011010	832	416		208		104		52		
27	0011011	864	432		216		108		54		
28	0011100	896	448		224		112		56		
29	0011101	928	464		232		116		58		
30	0011110	960	480		240		120		60		
31	0011111	992	496		248		124		62		
32	0100000	1024	512		256		128		64		
33	0100001	1056	528		264		132		66		
34	0100010	1088	544		272		136		68		
35	0100011	1120	560		280		140		70		
36	0100100	1152	576		288		144		72		
37	0100101	1184	592		296		148		74		
38	0100110	1216	608		304		152		76		
39	0100111	1248	624		312		156		78		
40	0101000	1280	640		320		160		80		
41	0101001	1312	656		328		164		82		
42	0101010	1344	672		336		168		84		
43	0101011	1376	688		344		172		86		
44	0101100	1408	704		352		176		88		
45	0101101	1440	720		360		180		90		
46	0101110	1472	736		368		184		92		
47	0101111	1504	752		376		188		94		
48	0110000	1536	768		384		192		96		
49	0110001	1568	784		392		196		98		
50	0110010	1600	800		400		200		100		
51	0110011	1632	816		408		204		102		
52	0110100	1664	832		416		208		104		
53	0110101	1696	848		424		212		106		
54	0110110	1728	864		432		216		108		
55	0110111	1760	880		440		220		110		
56	0111000	1792	896		448		224		112		

\*19

Optional PCI-JTAG slot signals connection to the P21 header	
<b>00</b>	Slot #0
<b>01</b>	Slot #1
<b>10</b>	Slot #2
<b>11</b>	Slot #3

\*20

SW22			MODE	
0	1	2		
0	0	0	<b>I<sup>2</sup>C Boot ROM-PP (Auxiliary mode)</b> Use to program/verify on-board I <sup>2</sup> C Boot ROM by Host PC only	Connect P26 to Host-PC PP
1	0	0	<b>JTAG-SPP (Cost saving mode)</b> Use to provide JTAG signal emulation by Host PC Standard Parallel Port	
0	1	0	<b>JTAG-EXT. CONVERTER (Common Mode)</b> Use to provide JTAG signal emulation by external converter	Connect external JTAG Converter to P28
1	1	0	<b>JTAGñEPP (Fast download mode)</b> Use to provide JTAG signal emulation by on-board JTAG-Master controller connected to the Host PC Parallel Port in EPP mode	Connect P26 to Host-PC PP
0	0	1	<b>SHMOO (Extensive test mode)</b> Use to provide VDD/Sys CLK remote control through Host PC Parallel Port in EPP mode while CPU JTAG signal emulation by external converter	Connect: P26 to Host-PC PP, external JTAG Converter to P28
0	1	1	Reserved	
1	0	1		
1	1	1		

\*21

SW25/4	SW25/3	SW25/2	SW25/1	SW25/0	VDD/AVDD (Volt)
0	0	1	0	0	1.050
1	0	1	0	0	1.075
0	0	0	1	1	1.100
1	0	0	1	1	1.125
0	0	0	1	0	1.150
1	0	0	1	0	1.175
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1.200 (default)</b>
1	0	0	0	1	1.225
0	0	0	0	0	1.250
1	0	0	0	0	1.275
0	1	1	1	1	1.300
1	1	1	1	1	1.325
0	1	1	1	0	1.350
1	1	1	1	0	1.375
0	1	1	0	1	1.400
1	1	1	0	1	1.425
0	1	1	0	0	1.450
1	1	1	0	0	1.475
0	1	0	1	1	1.500
1	1	0	1	1	1.525
0	1	0	1	0	1.550
1	1	0	1	0	1.575
0	1	0	0	1	1.600
1	1	0	0	1	1.625
0	1	0	0	0	1.650
1	1	0	0	0	1.675
0	0	1	1	1	1.700
1	0	1	1	1	1.725
0	0	1	1	0	1.750
1	0	1	1	0	1.775
0	0	1	0	1	1.800
1	0	1	0	1	1.825

## 2. Jumperís SETUP

Default status of the board jumpers represented in the Table 2.

**Table2**

#	Ref.	Name	Pos.	Note
1	<b>J1-J4, J7-J10</b>	<b>PCI Logic Analyzer</b>	-	Provide LA connection
2	<b>J6</b>	<b>FLASH PROG</b>	2-3 closed	Flash programming enable (1-2 disabled)
3	<b>J5, J11-J14, J16</b>	<b>RIO Logic Analyzer</b>	-	Provide LA connection
4	<b>J15, J17-J19, J21, J23, J26, J27, J31</b>	<b>LB Logic Analyzer</b>	-	Provide LA connection
5	<b>J20</b>	<b>VDD</b>	1-2 closed	Core voltage Enable (2-3 disabled)
6	<b>J22</b>	<b>ZBT ZZ</b>	2-3 closed	ZBT SRAM Snooze enabled (1-2 disabled)
7	<b>J24</b>	<b>FETH 2 MII</b>	2-3 closed	Standard Mode (1-2 legacy mode)
8	<b>J25</b>	<b>FETH 3 MII</b>	2-3 closed	
9	<b>J28</b>	<b>ECC-Debug Logic Analyzer</b>	-	Provide LA Connection
10	<b>J29, J30, J34, J35, J39, J40, J43, J44</b>	<b>CPM Logic Analyzer</b>	-	Provide LA connection
11	<b>J32</b>	<b>Heat sink FAN</b>	1(-) 2(+)	Provide 12VDC FAN voltage supply
12	<b>J33</b>	<b>FETH2</b>	1-2 closed	MII mode (2-3 RMII mode)
13	<b>J36</b>	<b>ADS-PP</b>	Open	Service ì PC connect recognitionî (Close to provide virtual PC PP recognition)
14	<b>J37</b>	<b>FETH3</b>	1-2 closed	MII mode (2-3 RMII mode)
15	<b>J38</b>	<b>GVDD</b>	1-2 closed	DDR voltage Enable (2-3 disabled)
16	<b>J41, J42, J45, J46</b>	<b>TSEC Logic Analyzer</b>	-	Provide LA connection
17	<b>J47</b>	<b>TSEC2 Configuration</b>	-	Configuration female plug should be inserted
18	<b>J48</b>	<b>2V5 TSEC Current</b>	Open	Not assembled; {I(A)=U(V)/0.1(Ohm)}
19	<b>J49</b>	<b>ATM1 ADD-CNTR</b>	1-2 closed	ON (2-3 Off)
20	<b>J50</b>	<b>TSEC1 G1CRS</b>	Closed	GMII Mode (Open ñ TBI Mode)
21	<b>J51</b>	<b>TSEC2 G1CRS</b>	Closed	GMII Mode (Open ñ TBI Mode)
22	<b>J52</b>	<b>ATM2 ADD-CNTR</b>	1-2 closed	ON (2-3 Off)
23	<b>J53</b>	<b>1V5 TSEC Current</b>	Open	Not assembled; {I(A)=U(V)/0.1(Ohm)}
24	<b>J54</b>	<b>TSEC VOLT-SEL</b>	2-3 closed	TSEC voltage & LVDD=3.3V (1-2 = 2.5volt)
25	<b>J55</b>	<b>TSEC1 Configuration</b>	-	Configuration female plug should be inserted
26	<b>J56</b>	<b>TEST</b>	Open	PS Normal operation (Close - Test mode)

### 3. PQ37L (MPC8541/8555) device usage

To utilize PQ37L CPU device in the ADS make sure that the following changes done:

1. Optional components C6, C7, C8, C677, C704, C9, C33, C153, C140, C754, C703, C734, D1, F1, LD7, L1, L17, L55, P5, P7, R5, R6, R97, R10, R7, R8, R11, R26, R27, R28, R29, R50, R49, R135, R165, R259, R265, R267, R268, R272, R376, R378, R381, R394, R426, R429, R431, R439, R495, R496, R509, R511, R527, R528, R529, R530, R543, R544, R556, R558, R578, R579, R591, R593, R595, R605, R615, R616, R618, R619, R583, R155, R162, R571, R718, R719, R725, R726, R786, U2, U4, U5, U19, U31, Y5 were assembled
2. Basic components R26, R27, R28, R29, R30, R136, R167, R260, R264, R266, R269, R271, R375, R377, R379, R380, R427, R428, R430, R438, R592, R594, R606, R607, R617 were removed/not assembled