# Low Voltage PLL Clock Driver

The MPC9350 is a 2.5V and 3.3V compatible, PLL based clock generator targeted for high performance clock distribution systems. With output frequencies of up to 200 MHz and maximum output skews of 150 ps the MPC9350 is ideal for the most demanding clock tree designs. The device offers 9 low skew clock outputs, each is configurable to support the clocking needs of the various high-performance microprocessors including the PowerQuicc II integrated communication microprocessor. The extended temperature range of the MPC9350 supports telecommunication and networking requirements. The devices employs a fully differential PLL design to minimize cycle-to-cycle and long-term jitter.

#### Features

- 9 outputs LVCMOS PLL clock generator
- 25 200 MHz output frequency range
- 2.5V and 3.3V compatible
- Compatible to various microprocessor such as PowerQuicc II
- · Supports networking, telecommunications and computer applications
- Fully integrated PLL
- Configurable outputs: divide-by-2, 4 and 8 of VCO frequency
- Selectable output to input frequency ratio of 8:1, 4:1, 2:1 or 1:1
- · Oscillator or crystal reference inputs
- Internal PLL feedback
- Output disable
- PLL enable/disable
- · Low skew characteristics: maximum 150 ps output-to-output
- 32 lead LQFP package
- Temperature range -40°C to +85°C

#### Functional Description

The MPC9350 generates high frequency clock signals and provides nine exact frequency-multiplied copies of the reference clock signal. The internal PLL allows the MPC9350 to operate in frequency locked condition and to multiply the input reference clock. The reference clock frequency and the divider in the internal feedback path determine the VCO frequency. Two selectable PLL feedback frequency ratios are available on the MPC9350 to provide input frequency range flexibility. The FBSEL pin selects between divide-by-16 or divide-by-32 of the VCO frequency for PLL feedback. This feedback divider must be selected to match the VCO frequency range. With the available feedback output dividers the internal VCO of the MPC9350 is running at either 16x or 32x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is either one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 16:1, 8:1, 4:1 and 2:1. The REF\_SEL pin selects the crystal oscillator inputs or the LVCMOS compatible reference input (TCLK). TCLK also provides an external test clock in static test mode when the PLL enable pin (PLL\_EN) is pulled to logic low state. In test mode, the selected input reference clock is routed directly to the output dividers without using the PLL. The test mode is intended for system diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting the OE pin (logic high state). In PLL mode, deasserting OE maintains PLL lock due to the internal feedback path. The MPC9350 is fully 2.5V and 3.3V compatible and requires no external loop filter components. The on-chip crystal oscillator requires no external components beyond a series resonant crystal. All inputs except the crystal oscillator interface accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9350 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm<sup>2</sup> 32-lead LQFP package.





Figure 1. MPC9350 Logic Diagram



Figure 2. Pinout: 32–Lead Package Pinout (Top View)

### **PIN CONFIGURATION**

Pin	I/O	Туре	Function
XTAL1, XTAL2	Input	Analog	Crystal oscillator terminals
TCLK	Input	LVCMOS	Single ended reference clock signal or test clock
FBSEL	Input	LVCMOS	Selects feedback divider ratio
REF_SEL	Input	LVCMOS	Selects input reference source
FSELA	Input	LVCMOS	Output A divider selection
FSELB	Input	LVCMOS	Output B divider selection
FSELC	Input	LVCMOS	Outputs C divider selection
FSELD	Input	LVCMOS	Outputs D divider selection
OE	Input	LVCMOS	Output enable/disable
QA	Output	LVCMOS	Bank A clock output
QB	Output	LVCMOS	Bank B clock output
QC0, QC1	Output	LVCMOS	Bank C clock outputs
QD0 - QD4	Output	LVCMOS	Bank D clock outputs
GND	Supply	Ground	Negative power supply
VCCA	Supply	VCC	Positive power supply for the PLL
VCC	Supply	VCC	Positive power supply for I/O and core

# FUNCTION TABLE

Control	Default	0	1
REF_SEL	0	Selects XTAL	Selects TCLK
PLL_EN	1	Test mode with PLL disabled. The input clock is directly routed to the output dividers	PLL enabled. The VCO output is routed to the output dividers
FBSEL	0	Selects feedback divider ÷ 32 VCO = 32 * Input reference clock	Selects feedback divider ÷ 16 VCO = 16 * Input reference clock
OE	0	Outputs enabled	Outputs disabled
FSELA	0	$QA = VCO \div 2$	QA = VCO ÷ 4
FSELB	0	$QB = VCO \div 4$	QB = VCO ÷ 8
FSELC	0	$QC = VCO \div 4$	QC = VCO ÷ 8
FSELD	0	$QD = VCO \div 4$	$QD = VCO \div 8$

#### ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Symbol	Characteristics	Min	Мах	Unit	Condition
VCC	Supply Voltage	-0.3	4.6	V	
VIN	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
VOUT	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
Ιουτ	DC Output Current		±50	mA	
Τ <sub>S</sub>	Storage temperature	-40	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

# DC CHARACTERISTICS (V\_{CC} = 3.3V $\pm$ 5%, T\_A = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input low voltage	-0.3		0.8	V	LVCMOS
Vон	Output High Voltage	2.4			V	I <sub>OH</sub> =-24 mA <sup>1</sup> .
V <sub>OL</sub>	Output Low Voltage			0.55 0.30	V V	I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 12 mA
IIN	Input Current			200	μΑ	$V_{IN} = 0V \text{ or } V_{IN} = V_{CC}$
ZOUT	Output impedance		14 - 17		Ω	
CIN	Input capacitance		4.0		pF	
CPD	Power Dissipation Capacitance		10		pF	Per Output
ICCA	Maximum PLL Supply Current			10	mA	V <sub>CCA</sub> Pin
ICC	Maximum Quiescent Supply Current			1.0	mA	All V <sub>CC</sub> Pins
V <sub>TT</sub>	Output termination voltage		V <sub>CC</sub> ÷2		V	

 The MPC9350 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50Ω series terminated transmission lines.

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
f <sub>ref</sub>	Input Frequency ÷ 16 feedback ÷ 32 feedback Static Test Mode	12.5 6.25 0		25 12.5 300	MHz MHz MHz	FBSEL = 1 FBSEL = 0 PLL_EN = 0
<sup>f</sup> XTAL	Crystal Oscillator Frequency	10		25	MHz	XTAL inputs
fvco	VCO Frequency	200		400	MHz	PLL_EN = 1
fMAX	Maximum Output Frequency ÷ 2 output ÷ 4 output ÷ 8 output	100 50 25		200 100 50	MHz MHz MHz	
frefDC	Reference Input Duty Cycle	25		75	%	
tr, tf	TLCK Input Rise/Fall Time V <sub>CC</sub> = 2.5V V <sub>CC</sub> = 3.3V			1.0 1.0	ns ns	0.7V to 1.7V 0.8V to 2.0V
<sup>t</sup> sk(o)	Output-to-output Skew		45	150	ps	
<sup>t</sup> PW	Output Duty Cycle	45	50	55	ps	T=Clock period
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.1	0.5	1.0	ns	see Figure 10.
<sup>t</sup> PLZ, HZ	Output Disable Time			10	ns	
<sup>t</sup> PZL, LZ	Output Enable Time			10	ns	
BW	PLL closed loop bandwidth $\div$ 16 feedback (V <sub>CC</sub> = 3.3V) $\div$ 16 feedback (V <sub>CC</sub> = 2.5V) $\div$ 32 feedback (V <sub>CC</sub> = 3.3V) $\div$ 32 feedback (V <sub>CC</sub> = 2.5V)		2.0 - 8.0 1.0 - 4.0 1.5 - 3.5 0.7 - 2.0		MHz MHz MHz MHz	
<sup>t</sup> JIT(CC)	Cycle-to-cycle jitter single frequency multiple frequencies		30 100	200 300	ps ps	
<sup>t</sup> JIT(PER)	Period Jitter ÷ 16 feedback ÷ 32 feedback		30 80	150 200	ps ps	
<sup>t</sup> LOCK	Maximum PLL Lock Time			1	ms	
<sup>t</sup> JIT(∅)	I/O Phase Jitter (RMS)		5 – 20		ps	RMS value

AC CHARACTERISTICS (V<sub>CC</sub> =  $3.3V \pm 5\%$  or V<sub>CC</sub> =  $2.5V \pm 5\%$ , T<sub>A</sub> =  $-40^{\circ}$  to  $85^{\circ}$ C)<sup>a</sup>

a. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ 

# DC CHARACTERISTICS (V\_{CC} = 2.5V $\pm$ 5%, T\_A = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage	1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input low voltage	-0.3		0.7	V	LVCMOS
VOH	Output High Voltage	1.8			V	I <sub>OH</sub> =-15 mA <sup>a</sup>
VOL	Output Low Voltage			0.6	V	I <sub>OL</sub> = 15 mA
ZOUT	Output impedance		17 - 20		Ω	
I <sub>IN</sub>	Input Current			200	μΑ	$V_{IN} = 0V \text{ or } V_{IN} = V_{CC}$
C <sub>IN</sub>	Input capacitance		4.0		pF	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per Output
ICCA	Maximum PLL Supply Current			10	mA	V <sub>CCA</sub> Pin
ICC	Maximum Quiescent Supply Current			1.0	mA	All V <sub>CC</sub> Pins
VTT	Output termination voltage		V <sub>CC</sub> ÷2		V	

a. The MPC9350 is capable of driving 50 $\Omega$  transmission lines on the incident edge. Each output drives one 50 $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50 $\Omega$  series terminated transmission lines per output.

# **APPLICATIONS INFORMATION**

#### Programming the MPC9350

The MPC9350 clock driver outputs can be configured into several divider modes, in addition the internal feedback of the device allows for flexibility in establishing two input to output frequency relationships. The output division settings establish the output frequency relationship. The output divider of the four output groups allows the user to configure the outputs into 1:1, 2:1, 4:1 and 4:2:1 frequency ratios. The use of even dividers ensure that the output duty cycle is always 50%. "Output Frequency Relationship FBSEL = 1, (VC0 = 32 \* CLK)" and "Output Frequency Relationship FBSEL = 0, (VC0 = 16 \*

CLK)" illustrate the various output configurations. The tables describes the outputs using the input clock frequency CLK as a reference.

In addition, it must be ensured that the VCO will be stable given the frequency of the outputs desired. The feedback frequency should be used to situate the VCO into a frequency range in which the PLL will be stable. The design of the PLL supports output frequencies from 25 MHz to 200 MHz while the VCO frequency range is specified from 200 MHz to 400 MHz and should not be exceeded for stable operation.

	Inp	outs			Out	puts	
FSELA	FSELB	FSELC	FSELD	QA	QB	QC0, QC1	QD0-QD4
0	0	0	0	16 * CLK	8 * CLK	8 * CLK	8 * CLK
0	0	0	1	16 * CLK	8 * CLK	8 * CLK	4 * CLK
0	0	1	0	16 * CLK	8 * CLK	4 * CLK	8 * CLK
0	0	1	1	16 * CLK	8 * CLK	4 * CLK	4 * CLK
0	1	0	0	16 * CLK	4 * CLK	8 * CLK	8 * CLK
0	1	0	1	16 * CLK	4 * CLK	8 * CLK	4 * CLK
0	1	1	0	16 * CLK	4 * CLK	4 * CLK	8 * CLK
0	1	1	1	16 * CLK	4 * CLK	4 * CLK	4 * CLK
1	0	0	0	8 * CLK	8 * CLK	8 * CLK	8 * CLK
1	0	0	1	8 * CLK	8 * CLK	8 * CLK	4 * CLK
1	0	1	0	8 * CLK	8 * CLK	4 * CLK	8 * CLK
1	0	1	1	8 * CLK	8 * CLK	4 * CLK	4 * CLK
1	1	0	0	8 * CLK	4 * CLK	8 * CLK	8 * CLK
1	1	0	1	8 * CLK	4 * CLK	8 * CLK	4 * CLK
1	1	1	0	8 * CLK	4 * CLK	4 * CLK	8 * CLK
1	1	1	1	8 * CLK	4 * CLK	4 * CLK	4 * CLK

#### Output Frequency Relationship<sup>a</sup> FBSEL = 1, (VC0 = 32 \* CLK)

a. Output frequency relationship with respect to input reference frequency CLK. Consult the MPC9351 datasheet more input to output relationships in external feedback mode.

#### Output Frequency Relationship<sup>a</sup> FBSEL = 0, (VC0 = 16 \* CLK)

	Inp	uts			Out	outs	
FSELA	FSELB	FSELC	FSELD	QA	QB	QC0, QC1	QD0-QD4
0	0	0	0	8 * CLK	4 * CLK	4 * CLK	4 * CLK
0	0	0	1	8 * CLK	4 * CLK	4 * CLK	2 * CLK
0	0	1	0	8 * CLK	4 * CLK	2 * CLK	4 * CLK
0	0	1	1	8 * CLK	4 * CLK	2 * CLK	2 * CLK
0	1	0	0	8 * CLK	2 * CLK	4 * CLK	4 * CLK
0	1	0	1	8 * CLK	2 * CLK	4 * CLK	2 * CLK
0	1	1	0	8 * CLK	2 * CLK	2 * CLK	4 * CLK
0	1	1	1	8 * CLK	2 * CLK	2 * CLK	2 * CLK
1	0	0	0	4 * CLK	4 * CLK	4 * CLK	4 * CLK
1	0	0	1	4 * CLK	4 * CLK	4 * CLK	2 * CLK
1	0	1	0	4 * CLK	4 * CLK	2 * CLK	4 * CLK
1	0	1	1	4 * CLK	4 * CLK	2 * CLK	2 * CLK
1	1	0	0	4 * CLK	2 * CLK	4 * CLK	4 * CLK
1	1	0	1	4 * CLK	2 * CLK	4 * CLK	2 * CLK
1	1	1	0	4 * CLK	2 * CLK	2 * CLK	4 * CLK
1	1	1	1	4 * CLK	2 * CLK	2 * CLK	2 * CLK

a. Output frequency relationship with respect to input reference frequency CLK. Consult the MPC9351datasheet for more input to output relationships in external feedback mode.

#### Power Supply Filtering

The MPC9350 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC9350 provides separate power supplies for the output buffers (V<sub>CCO</sub>) and the phase-locked loop (V<sub>CCA</sub>) of the device.

The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the V<sub>CCA</sub> pin for the MPC9350. Figure 3. illustrates a typical power supply filter scheme. The MPC9350 is most susceptible to noise with spectral content in the 10kHz to 5MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V<sub>CC</sub> supply and the V<sub>CCA</sub> pin of the MPC9350. From the data sheet the I<sub>VCCA</sub> current (the current sourced through the V<sub>CCA</sub> pin) is typically 10 mA (15 mA maximum), assuming that a minimum of 3.0V must be maintained on the VCCA pin. Very little DC voltage drop can be tolerated when a 3.3V V<sub>CC</sub> supply is used. The resistor shown in Figure 3. "Power Supply Filter" must have a resistance of 10-15  $\Omega$  to meet the voltage drop criteria for VCC=3.3V. For VCC=2.5V operation, RS must be selected to maintain the minimum  $V_{CC}$  specification of 2.375V for the PLL supply pin for proper operation. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. It is recommended that the user start with an 8-10  $\Omega$  resistor to avoid potential V<sub>CC</sub> drop problems and only move to the higher value resistors when a higher level of attenuation is shown to be needed.



Figure 3. Power Supply Filter

Although the MPC9350 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

#### **Driving Transmission Lines**

The MPC9350 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $15\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines the signal at the end of the line with a 50 $\Omega$  resistance to V<sub>CC</sub>÷2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9350 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 4. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9350 clock driver is effectively doubled due to its capability to drive multiple lines.



Figure 4. Single versus Dual Transmission Lines

The waveform plots in Figure 5. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9350 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9350. The output waveform in Figure 5. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

> $V_{L} = V_{S} (Z_{0} \div (R_{S}+R_{0}+Z_{0}))$   $Z_{0} = 50\Omega || 50\Omega$   $R_{S} = 36\Omega || 36\Omega$   $R_{0} = 17\Omega$   $V_{L} = 3.0 (25 \div (18+17+25))$ = 1.25V

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).



Figure 5. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 6. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.



Figure 6. Optimized Dual Line Termination



Figure 7. TCLK MPC9350 AC test reference for  $V_{CC}$  = 3.3V and  $V_{CC}$  = 2.5V









The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

#### Figure 9. Output Duty Cycle (DC)



The time from the maximum low level voltage to minimum high level of a clock signal, expressed in ns

#### Figure 10. Transition Time Test Reference



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

#### Figure 11. Cycle-to-cycle Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

# Figure 12. Period Jitter

# **OUTLINE DIMENSIONS**



MPC9350

# NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the **W**logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

