Product Preview 1:10 LVCMOS Zero Delay Clock Buffer

The MPC9608 is a 2.5V and 3.3V compatible, 1:10 PLL based zero-delay buffer. With a very wide frequency range and low output skews the MPC9608 is targeted for high performance and mid-range clock tree designs.

Features

- 1:10 outputs LVCMOS zero-delay buffer
- Single 3.3V or 2.5V supply
- 150 ps maximum output skew¹
- ±100 ps static phase offset (SPO)¹
- Supports a clock I/O frequency range of 12.5 to 200 MHz
- Selectable divide-by-two for one output bank
- Synchronous output enable control (CLK_STOP)
- Output tristate control (output high impedance)
- PLL bypass mode for low frequency system test purpose
- Supports networking, telecommunications and computer applications
- Supports a variety of microprocessors and controllers
- Compatible to PowerQuicc I and II
- Ambient Temperature Range -40°C to +85°C

Functional Description

The MPC9608 uses an internal PLL and an external feedback path to lock its low-skew clock output phase to the reference clock phase, providing virtually zero propagation delay. This enables nested clock designs with near-zero insertion delay. Designs using the MPC9608 as PLL fanout buffer will show significantly lower clock skew than clock distributions developed from traditional fanout buffers. The device offers one reference clock input and two banks of 5 outputs for clock fanout. The input frequency and phase is reproduced by the PLL and provided at the outputs. A selectable frequency divider sets the bank B outputs to generate either an identical copy of the bank A clocks or one half of the bank A clock frequency. Both output banks remain synchronized to the input reference for both bank B configurations.

Outputs are only disabled or enabled when the outputs are already in logic low state (CLK_STOP). For system test and diagnosis, the MPC9608 outputs can also be set to high-impedance state by connecting OE to logic high level. Additionally, the device provides a PLL bypass mode for low frequency test purpose. In PLL bypass mode, the minimum frequency and static phase offset specification do not apply.

CLK_STOP and OE do not affect the PLL feedback output (QFB) and down stream clocks can be disabled without the internal PLL losing lock.

The MPC9608 is fully 2.5V or 3.3V compatible and requires no external components for the internal PLL. All inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines on the incident edge. For series terminated transmission lines, each of the MPC9608 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a 7x7 mm² 32-lead LQFP package.

1. Final AC specifications pending final device characterization.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MPC9608

LOW VOLTAGE 3.3V/2.5V LVCMOS 1:10 ZERO-DELAY CLOCK BUFFER













TABLE 1: PIN CONFIGURATION

Pin	I/O	Туре	Function				
CCLK	Input	LVCMOS	PLL reference clock signal				
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to a QFB output				
F_RANGE[0:1]	Input	LVCMOS	PLL frequency range select				
BSEL	Input	LVCMOS	Frequency divider select for bank B outputs				
PLL_EN	Input	LVCMOS	PLL enable/disable				
OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)				
CLK_STOP	Input	LVCMOS	Synchronous clock enable/stop				
QA0-4, QB0-4	Output	LVCMOS	Clock outputs				
QFB	Output	LVCMOS	PLL feedback signal output. Connect to FB_IN				
GND	Supply	Ground	Negative power supply				
VCCA	Supply	VCC	PLL positive power supply (analog power supply). The MPC9608 requires an external RC filter for the analog power supply pin VCCA. Please see applications section for details.				
VCC	Supply	VCC	Positive power supply for I/O and core				

TABLE 2: FUNCTION TABLE

100	Ouppiy						
TABLE 2: FUN		ABLE					
Control	Default	0	1				
F_RANGE[0:1]	00	L frequency range. See Table 3 "Clock frequency configuration for QFB connected to FB_IN"					
BSEL	0	$f_{QB0-4} = f_{QA0-4}$	$f_{QB0-4} = f_{QA0-4} \div 2$				
CLK_STOP	0	Outputs enabled	Outputs synchronously stopped in logic low state				
OE	0	Outputs enabled (active)	Outputs disabled (high <u>-impe</u> danc <u>e state)</u> , independent on CLK_STOP. Applying OE=1 and PLL_EN=1 resets the device. The PLL feedback output QFB is not affected by OE.				
PLL_EN	0	Normal operation mode with PLL enabled.	Test mode with PLL disabled. CCLK is substituted for the internal VCO output. MPC9608 is fully static and no minimum frequency limit applies. All PLL <u>related</u> AC <u>characteristics</u> are not applicable. Applying OE=1 and PLL_EN=1 resets the device.				

TABLE 3: Clock Frequency Configuration for QFB connected to FB_IN

F RANGE[0]	F RANGE[1]	BSEL	fREF (CCLK)	Q.A	\0-QA4	QE	QFB	
		DOLL	range [MHz]	Ratio	f _{QA0-4} [MHz]	Ratio f _{QB0-4} [MHz]		U V
0	0	0	100.0—200.0	fore	100.0—200.0	fREF	100.0—200.0	^f REF
0	0	1	100.0 200.0	fREF 100.0—200.0		fREF ÷ 2	50.0—25.0	^f REF
0	1	0	50.0—100.0	fore	50.0—100.0	fREF	50.0—100.0	^f REF
0	1	1	50.0-100.0	fREF	30.0-100.0	f _{REF} ÷ 2	25.0—50.0	^f REF
1	0	0	25.0—50.0	fore	25.0—50.0	fREF	25.0—50.0	^f REF
1	0	1	25.0-50.0	IREF	fREF 25.0-50.0		12.5—25.0	^f REF
1	1	0	12.5—25.0	fore	12.5—25	fREF	12.5—25.0	^f REF
1	1	1	12.5-25.0	^f REF	12.5—25	fREF ÷ 2	50.0—100	^f REF

TABLE 4: GENERAL SPECIFICATIONS

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
VTT	Output termination voltage		V _{CC} ÷2		V	
MM	ESD protection (Machine model)	200			V	
HBM	ESD protection (Human body model)	2000			V	
LU	Latch-up immunity	200			mA	
CPD	Power dissipation capacitance		10		pF	Per output
CIN	Input capacitance		4.0		pF	Inputs

TABLE 5: ABSOLUTE MAXIMUM RATINGS^a

Symbol	Characteristics	aracteristics Min		Unit	Condition
Vcc	Supply Voltage	-0.3	3.6	V	
VIN	DC Input Voltage	-0.3	V _{CC} +0.3	V	
VOUT	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
ΙΟυτ	DC Output Current		±50	mA	
ΤS	Storage temperature	-65	125	°C	

a. Absolute maximum continuos ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

TABLE 6: DC CHARACTERISTICS (V_{CC} = 3.3V \pm 5%, T_A = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
VIL	Input Low Voltage			0.8	V	LVCMOS
VOH	Output High Voltage	2.4			V	I _{OH} =-24 mA ^a
VOL	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
ZOUT	Output Impedance		14 - 17		Ω	
I _{IN}	Input Current ^b			±200	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
ICCA	Maximum PLL Supply Current		3.0	5.0	mA	V _{CCA} Pin
ICCQ	Maximum Quiescent Supply Current			1.0	mA	All V _{CC} Pins

a. The MPC9608 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

b. Inputs have pull-down resistors affecting the input current.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
fref	Input reference frequency in PLL mode ^C F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 10 F_RANGE = 11 Input reference frequency in PLL bypass mode ^d	100 50 25 12.5 0		200 100 50 25 TBD	MHz MHz MHz MHz MHz	
fMAX	Output Frequency ^e F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11	100 50 25 12.5		200 100 50 25	MHz MHz MHz MHz	BSEL = 0 BSEL = 0 BSEL = 0 BSEL = 0
^f refDC	Reference Input Duty Cycle	25		75	%	
tr, tf	CCLK Input Rise/Fall Time			1.0	ns	0.8 to 2.0V
^t (∅)	Propagation Delay (static phase offset) CCLK to FB_IN F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11		±100		ps	PLL locked
^t sk(o)	Output-to-Output Skew ^f			150	ps	
DC	Output Duty Cycle	45	50	55	%	
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V
^t PLZ, HZ	Output Disable Time			10	ns	
^t PZL, LZ	Output Enable Time			10	ns	
^t JIT(CC)	Cycle-to-cycle jitter RMS (1 σ)9		15		ps	BSEL = 0
^t JIT(PER)	Period JitterRMS (1 σ)		10		ps	BSEL = 0
^t JIT(∅)	I/O Phase Jitter RMS (1 σ)		TBD		ps	BSEL = 0
ts	Setup time, CLK_STOP to CCLK	100			ps	
tн	Hold time, CCLK to CLK_STOP	100			ps	
BW	PLL closed loop bandwidth ^h F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11			TBD TBD TBD TBD	kHz kHz kHz kHz kHz	
^t LOCK	Maximum PLL Lock Time		10		ms	

TABLE 7: AC CHARACTERISTICS (V_{CC} = 3.3V \pm 5%, T_A = -40° to 85°C)a b

a. All AC characteristics are design targets and subject to change upon device characterization.

b. AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

c. PLL mode requires PLL_EN = 0 to enable the PLL and zero-delay operation.

d. In bypass mode, the MPC9608 divides the input reference clock.

e. Applies for bank A and for bank B if BSEL = 0. If BSEL = 1, the min. and max. output frequency of bank B must be divided by two.

f. See application section for part-to-part skew calculation.

g. See application section for a jitter calculation for other confidence factors than 1 $\sigma\!.$

h. -3 dB point of PLL transfer characteristics.

TABLE 8: DC CHARACTERISTICS (V_{CC} = 2.5V \pm 5%, T_A = -40° to 85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.7	V	LVCMOS
Vон	Output High Voltage	1.8			V	I _{OH} =-15 mA ^a
VOL	Output Low Voltage			0.6	V	I _{OL} = 15 mA
ZOUT	Output Impedance		17 - 20		Ω	
I _{IN}	Input Current			±200	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
ICCA	Maximum PLL Supply Current		2.0	5.0	mA	V _{CCA} Pin
ICCQ	Maximum Quiescent Supply Current			1.0	mA	All V _{CC} Pins

a. The MPC9608 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50Ω series terminated transmission lines per output.

TABLE 9: AC CHARACTERISTICS (V_{CC} = $2.5V \pm 5\%$, T_A = -40° to 85° C)^{a b}

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
fref	Input reference frequency in PLL mode ^C Input reference frequency in PLL bypass r	F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11 moded	100 50 25 12.5 0		200 100 50 25 TBD	MHz MHz MHz MHz MHz	
fMAX	Output Frequency ^e	F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11	100 50 25 12.5		200 100 50 25	MHZ MHZ MHZ MHZ	BSEL = 0 BSEL = 0 BSEL = 0 BSEL = 0
^f refDC	Reference Input Duty Cycle		25		75	%	
tr, tf	CCLK Input Rise/Fall Time				1.0	ns	0.7 to 1.7V
t(∅)	Propagation Delay (static phase offset) C	CLK to FB_IN F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11		±100		ps	PLL locked
^t sk(o)	Output-to-Output Skew ^f				150	ps	
DC	Output Duty Cycle		45	50	55	%	
t _r , t _f	Output Rise/Fall Time		0.1		1.0	ns	0.6 to 1.8V
^t PLZ, HZ	Output Disable Time				10	ns	
^t PZL, LZ	Output Enable Time				10	ns	
^t JIT(CC)	Cycle-to-cycle jitter	RMS (1 σ)9		15		ps	BSEL = 0
^t JIT(PER)	Period Jitter	RMS (1 σ)		10		ps	BSEL = 0
^t JIT(∅)	I/O Phase Jitter	RMS (1 σ)		TBD		ps	BSEL = 0
tS	Setup time, CLK_STOP to CCLK		100			ps	
tн	Hold time, CCLK to CLK_STOP		100			ps	
BW	PLL closed loop bandwidth ^h	F_RANGE = 00 F_RANGE = 01 F_RANGE = 10 F_RANGE = 11			TBD TBD TBD TBD	kHz kHz kHz kHz kHz	
^t LOCK	Maximum PLL Lock Time			10		ms	

a. All AC characteristics are design targets and subject to change upon device characterization.

b. AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

c. PLL mode requires PLL_EN = 0 to enable the PLL and zero-delay operation.

d. In bypass mode, the MPC9608 divides the input reference clock.

e. Applies for bank A and for bank B if BSEL = 0. If BSEL = 1, the min. and max. output frequency of bank B must be divided by two.

f. See application section for part-to-part skew calculation.

g. See application section for a jitter calculation for other confidence factors than 1 σ .

h. -3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

Power Supply Filtering

The MPC9608 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V_{CCA} (PLL) power supply impacts the device characteristics, for instance I/O jitter. The MPC9608 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CCA}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the VCCA pin for the MPC9608. Figure 3. illustrates a typical power supply filter scheme. The MPC9608 frequency and phase stability is most susceptible to noise with spectral content in the 100kHz to 20MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor RF. From the data sheet the ICCA current (the current sourced through the VCCA pin) is typically 3 mA (5 mA maximum), assuming that a minimum of 2.325V (VCC=3.3V or VCC=2.5V) must be maintained on the VCCA pin. The resistor RF shown in Figure 3. "VCCA Power Supply Filter" must have a resistance of 270Ω (V_{CC}=3.3V) or 9-10 Ω (V_{CC}=2.5V) to meet the voltage drop criteria.



Figure 3. VCCA Power Supply Filter

The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3. "V_{CCA} Power Supply Filter", the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9608 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Using the MPC9608 in zero-delay applications

Nested clock trees are typical applications for the MPC9608. Designs using the MPC9608 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9608 clock driver allows for its use as a zero delay buffer. By using the QFB output as a feedback to the PLL the propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of part-to-part skew

The MPC9608 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9608 are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

$t_{SK(PP)} = t(\emptyset) + t_{SK(O)} + t_{PD}$, $LINE(FB) + t_{JIT}(\emptyset) \cdot CF$

This maximum timing uncertainty consists of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:



Figure 4. MPC9608 max. device-to-device skew

Due to the statistical nature of I/O jitter a RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 10.

CF	Probability of clock edge within the distribution
±1σ	0.68268948
±2σ	0.95449988
$\pm 3\sigma$	0.99730007
$\pm 4\sigma$	0.99993663
$\pm 5\sigma$	0.99999943
±6σ	0.99999999

Table 10: Confidence Facter CF

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% (\pm 3 σ) is assumed, resulting in a worst case timing uncertainty from input to any output of -295 ps to 295 ps¹ relative to CCLK:

Due to the frequency dependence of I/O jitter, Figure 5 "Max. I/O Jitter versus frequency" can be used for a more precise timing performance analysis.



Figure 5. Max. I/O Jitter versus frequency

Driving Transmission Lines

The MPC9608 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel

technique terminates the signal at the end of the line with a 50 Ω resistance to VCC+2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9608 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9608 clock driver is effectively doubled due to its capability to drive multiple lines.



Figure 6. Single versus Dual Transmission Lines

The waveform plots in Figure 7. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9608 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9608. The output waveform in Figure 7. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

 $\begin{array}{l} \mathsf{V_L} = \mathsf{V_S} \; (\; \mathsf{Z_0} \div (\mathsf{R_S} + \mathsf{R_0} + \mathsf{Z_0})) \\ \mathsf{Z_0} = \; 50\Omega \; || \; 50\Omega \\ \mathsf{R_S} \; = \; 36\Omega \; || \; 36\Omega \\ \mathsf{R_0} \; = \; 14\Omega \\ \mathsf{V_L} \; = \; 3.0 \; (\; 25 \div (18 + 17 + 25) \\ = \; 1.31 \mathsf{V} \end{array}$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).

1. Skew data are design targets and pending device specifications.





Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.



Figure 8. Optimized Dual Line Termination



9



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device





The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage





The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs





Figure 16. Output Transition Time Test Reference







The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles

Figure 13. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 15. Period Jitter





MPC9608

Ņ

Ļ Ļ

AE

AE

INCHES

0.276 BSC

0.138 BSC

0.276 BSC

0.138 BSC

0.057

0.006

0.008

12° REF

0.354 BSC

0.177 BSC

0.354 BSC

0.177 BSC

0.008 REF

0.039 RFF

1°



OUTLINE DIMENSIONS

MPC9608

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/



JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334