# Product Preview Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver

The MPC9892 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 4x, phase aligned clock outputs. External PLL feedback is used to also provide zero delay buffer performance.

#### Features:

- Fully Integrated PLL
- Intelligent Dynamic Clock Switch
- LVPECL Clock Outputs
- LVCMOS Control I/O
- 3.3V Operation
- 32-Lead LQFP Packaging
- · SiGe technology supports near-zero output skew

#### **Functional Description**

The MPC9892 Intelligent Dynamic Clock Switch (IDCS) circuit continuously monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or LOW for at least 1 period), the INP\_BAD for that CLK will be latched (H). If that CLK is the primary clock, the IDCS will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance. The typical phase bump caused by a failed clock is eliminated. (See Application Information section).



Figure 1. Block Diagram

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MPC9892





Figure 2. 32-Lead Pinout (Top View)

#### **PIN DESCRIPTIONS**

Pin Name	I/O	Pin Definition
CLK0, <u>CLK0</u> CLK1, CLK1	LVPECL Input LVPECL Input	Differential PLL clock reference (CLK0 pulldown, CLK0 pullup) Differential PLL clock reference (CLK1 pulldown, CLK1 pullup)
Ext_FB, Ext_FB	LVPECL Input	Differential PLL feedback clock (Ext_FB pulldown, Ext_FB pullup)
Qa0:1, Qa0:1	LVPECL Output	Differential 1x output pairs
Qb0:2, Qb0:2	LVPECL Output	Differential 4x output pairs
Inp0bad	LVCMOS Output	Indicates detection of a bad input reference clock 0 with respect to the feedback signal. The output is active HIGH and will remain HIGH until the alarm reset is asserted
Inp1bad	LVCMOS Output	Indicates detection of a bad input reference clock 1 with respect to the feedback signal. The output is active HIGH and will remain HIGH until the alarm reset is asserted
Clk_Selected	LVCMOS Output	'0' if clock 0 is selected, '1' if clock 1 is selected
Alarm_Reset	LVCMOS Input	'0' will reset the input bad flags and align Clk_Selected with Sel_Clk. The input is "one–shotted" (50k $\Omega$ pullup)
Sel_Clk	LVCMOS Input	'0' selects CLK0, '1' selects CLK1 (50kΩ pulldown)
Manual_Override	LVCMOS Input	'1' disables internal clock switch circuitry (50k $\Omega$ pulldown)
PLL_En	LVCMOS Input	'0' bypasses selected input reference around the phase–locked loop (50k $\Omega$ pullup)
MR	LVCMOS Input	'0' resets the internal dividers forcing Q outputs LOW. Asynchronous to the clock (50k $\Omega$ pullup)
VCCA	Power Supply	PLL power supply
VCC	Power Supply	Digital power supply
GNDA	Power Supply	PLL ground
GND	Power Supply	Digital ground

#### ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
Vcc	Supply Voltage	-0.3	3.9	V	
VIN	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
VOUT	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
IOUT	DC Output Current		±50	mA	
Τ <sub>S</sub>	Storage temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

## GENERAL SPECIFICATIONS

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VTT	Output termination voltage		V <sub>CC</sub> - 2		V	
MM	ESD Protection (Machine model)	TBD			V	
HBM	ESD Protection (Human body model)	TBD			V	
CDM	ESD Protection (Charged device model	TBD			V	
LU	Latch-up immunity	200			mA	
CIN	Input Capacitance		4.0		pF	Inputs
ΑL <sup>θ</sup>	Thermal resistance junction to ambient JESD 51-3, single layer test board JESD 51-6, 2S2P multilayer test board		83.1 73.3 68.9 63.8 57.4 59.0 54.4 52.5 50.4 47.8	86.0 75.4 70.9 65.3 59.6 60.6 55.7 53.8 51.5 48.8	°C/W °C/W °C/W °C/W °C/W °C/W °C/W °C/W	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
θJC	Thermal resistance junction to case		23.0	26.3	°C/W	MIL-SPEC 883E Method 1012.1
	Operating junction temperature <sup>a</sup> (continuous operation) MTBF = 9.1 years			110	°C	

a. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6226 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6226 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

#### DC CHARACTERISTICS (V<sub>CC</sub> = $3.3V \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}$ to $+85^{\circ}$ C)<sup>a</sup>

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
LVCMOS	control inputs (OE, FSEL0, FSEL1, MR)		•			•
VIL	Input voltage low			0.8	V	
VIH	Input voltage high	2.0			V	
I <sub>IN</sub>	Input Current <sup>b</sup>			±TBD	μΑ	$V_{IN} = V_{CC} \text{ or } V_{IN} = GND$
LVPECL	clock inputs (CLK, CLK) <sup>C</sup>					
VPP	AC differential input voltage <sup>d</sup>	0.1		1.3	V	Differential operation
VCMR	Differential cross point voltage <sup>e</sup>	1.0		V <sub>CC</sub> -0.3	V	Differential operation
VIH	Input high voltage	TBD		TBD		
VIL	Input low voltage	TBD		TBD		
IIN	Input Current			±TBD	μΑ	$V_{IN} = TBD \text{ or } V_{IN} = TBD$
LVPECL	clock outputs (QA0-4, QA0-4, QB0-4, QB0-4)					
VOH	Output High Voltage	TBD	V <sub>CC</sub> -1.005	TBD	V	Termination 50 $\Omega$ to V <sub>TT</sub>
V <sub>OL</sub>	Output Low Voltage	TBD	V <sub>CC</sub> -1.705	TBD	V	Termination 50 $\Omega$ to V <sub>TT</sub>
ICC	Maximum Power Supply VCC pins			TBD	mA	
ICCA	Maximum PLL Power Supply VCC_PLL pin			TBD	mA	

a. AC characterisitics are design targets and pending characterization.

Input have internal pullup/pulldown resistors which affect the input current.

c. Clock inputs driven by LVPECL compatible signals.

d. VPP is the minimum differential input voltage swing required to maintain AC characteristic.

e. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

#### AC CHARACTERISTICS (T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C, V<sub>CC</sub> = $3.3V \pm 5\%$ ) (Note 5.)

Symbol	Parameter	Min	Тур	Мах	Unit
fvco	PLL VCO Lock Range	800		1600	MHz
<sup>t</sup> pwi		25		75	%
tpd	Propagation Delay (Note 1.) CLKn to Q (Bypass) CLKn to Ext_FB (Locked (Note 2.))			TBD TBD	ns ps
V <sub>PP</sub>	Differential input voltage (peak-to-peak)		0.3	1.3	V
VCMR	Differential input crosspoint voltage			V <sub>CC</sub> -0.3	V
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time			TBD	ps
t <sub>skew</sub>	Output Skew Within Bank All Outputs			35 50	ps
$\Delta_{pe}$	Maximum Phase Error Deviation			TBD (Note 3.) TBD (Note 4.)	ps
$\Delta$ per/cycle	Rate of Change of Periods75MHz Output (Note 1., 3.)300MHz Output (Note 1., 3.)75MHz Output (Note 1., 4.)300MHz Output (Note 1., 4.)		20 10 200 100	50 25 400 200	ps/cycle
t <sub>pw</sub>	Output Duty Cycle	45		55	%
<sup>t</sup> jitter	Cycle-to-Cycle Jitter, Standard Deviation (RMS) (Note 1.)			20	ps
t <sub>lock</sub>	Maximum PLL Lock Time			10	ms

1. Guaranteed, not production tested.

2. Static phase offset between the selected reference clock and the feedback signal.

3. Specification holds for a clock switch between two signals no greater than 400ps out of phase. Delta period change per cycle is averaged over the clock switch excursion. (See Applications Information section on page 5 for more detail)

4. Specification holds for a clock switch between two signals no greater than  $\pm \pi$  out of phase. Delta period change per cycle is averaged over the clock switch excursion.

5. PECL output termination is 50 ohms to  $V_{CC}$  – 2.0V.

#### **APPLICATIONS INFORMATION**

The MPC9892 is a dual clock PLL with on-chip Intelligent Dynamic Clock Switch (IDCS) circuitry.

#### Definitions

primary clock: The input CLK selected by Sel\_Clk.

**secondary clock:** The input CLK NOT selected by Sel\_Clk. **PLL reference signal:** The CLK selected as the PLL reference signal by Sel\_Clk or IDCS. (IDCS can override Sel\_Clk).

#### Status Functions

**Clk\_Selected:** Clk\_Selected (L) indicates CLK0 is selected as the PLL reference signal. Clk\_Selected (H) indicates CLK1 is selected as the PLL reference signal.

**INP\_BAD:** Latched (H) when it's CLK is stuck (H) or (L) for at least one Ext\_FB period (Pos to Pos or Neg to Neg). Cleared (L) on assertion of Alarm\_Reset.

#### **Control Functions**

**Sel\_Clk:** Sel\_Clk (L) selects CLK0 as the primary clock. <u>Sel\_Clk (H) s</u>elects CLK1 as the primary clock.

Alarm\_Reset: Asserted by a negative edge. Generates a one-shot reset pulse that clears INPUT\_BAD latches and Clk\_Selected latch.

**PLL\_En:** While (L), the PLL reference signal is substituted for the VCO output.

**MR:** While (L), internal dividers are held in reset which holds all Q outputs LOW.

#### Man Override (H)

(IDCS is disabled, PLL functions normally). PLL reference signal (as indicated by Clk\_Selected) will always be the CLK selected by Sel\_Clk. The status function INP\_BAD is active in Man Override (H) and (L).

#### Man Override (L)

(IDCS is enabled, PLL functions enhanced). The first CLK to fail will latch it's INP\_BAD (H) status flag and select the other input as the Clk\_Selected for the PLL reference clock. Once latched, the Clk\_Selected and INP\_BAD remain latched until assertion of Alarm\_Reset which clears all latches (INP\_BADs are cleared and Clk\_Selected = Sel\_Clk). NOTE: If both CLKs are bad when Alarm\_Reset is asserted, both INP\_BADs will be latched (H) after one

Ext\_FB period and Clk\_Selected will be latched (L) indicating CLK0 is the PLL reference signal. While neither INP\_BAD is latched (H), the Clk\_Selected can be freely changed with Sel\_Clk. Whenever a CLK switch occurs, (manually or by IDCS), following the next negative edge of the newly selected PLL reference signal, the next positive edge pair of Ext\_FB and the newly selected PLL reference signal will slew to alignment.

To calculate the overall uncertainty between the input CLKs and the outputs from multiple MPC9892's, the following procedure should be used. Assuming that the input CLKs to all MPC9892's are exactly in phase, the total uncertainty will be the sum of the static phase offset, max I/O jitter, and output to output skew.

During a dynamic switch, the output phase between two devices may be increased for a short period of time. If the two input CLKs are 400ps out of phase, a dynamic switch of an MPC9892 will result in an instantaneous phase change of 400ps to the PLL reference signal without a corresponding change in the output phase (due to the limited response of the PLL). As a result, the I/O phase of a device, undergoing this switch, will initially be 400ps and diminish as the PLL slews to its new phase alignment. This transient timing issue should be considered when analyzing the overall skew budget of a system.

#### Hot insertion and withdrawal

In PECL applications, a powered up driver will experience a low impedance path through an MPC9892 input to its powered down VCC pins. In this case, a 100 ohm series resistance should be used in front of the input pins to limit the driver current. The resistor will have minimal impact on the rise and fall times of the input signals.

#### Acquiring Frequency Lock

1. While the MPC9892 is receiving a valid CLK signal, assert Man\_Override HIGH.

2. The PLL will phase and frequency lock within the specified lock time.

3. Apply a HIGH to LOW transition to Alarm\_Reset to reset Input Bad flags.

4. De-assert Man\_Override LOW to enable Intelligent Dynamic Clock Switch mode.

## **OUTLINE DIMENSIONS**



# NOTES

MPC9892

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T. Hong Korg. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

