


# MPT57216 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

- Column (Source) Driver
- $V_{EE}$  of 14 V to 18 V for LCD Driving
- 192 Channel Outputs
- Data Bus With 3 x 3 (RGB) Bits
- 512 Colors (8 Gray Scale)
- 15-MHz Data Transfer Clock
- Clock-Control Circuit Conserves Power Consumption
- Power Supply Voltage of 5 V  $\pm$ 10%
- High-Voltage CMOS SI Gate Technology
- 231-Pin TAB (Tape Automated Bonding)
- Functional Equivalent of MPT57206



NOTE A: Pin numbering is for reference only to the function table. The pin numbering in this figure does not correspond to the numbering on the custom tape.

## description

The MPT57216 is a 192-channel color thin-film transistor (TFT) LCD driver based on an active matrix LCD (AMLCD). It has 3 bits for each RGB input. These 3 bits are decoded internally to select one of eight bias-voltage levels, V0 to V7 for output, in order to support 512 colors ( $R = 2^3 = 8$ ;  $G = 2^3 = 8$ ;  $B = 2^3 = 8$ ;  $RGB = 2^9 = 512$ ).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

# MPT57216 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

## functional block diagram




NOTE A: These terminals are for factory testing only and should be left open.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

power supply circuit




NOTE A: Separation between high voltage GND line and logic GND line is recommended to avoid noise problems.

# MPT57216

## 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

### decoding for OUT0 – OUT191



NOTE A. The C32 – C10 inputs are decoded internally to derive SEL0 – SEL7 from the output of a 3-to-8 decoder. Only one of the decoder outputs, SEL0 – SEL7, puts  $\approx V_{EE}$  on the P-CH and  $\approx V_{SS}$  on the N-CH of its corresponding transmission gate. This allows only one of eight bias voltages, V0 – V7, to pass onto OUTn.

### Terminal Functions

NAME	TERMINAL	I/O	FUNCTION																																																		
C32 C31 C30 C22 C21 C20 C12 C11 C10	207 208 209 210 211 212 213 214 215	I	<p>RGB color data input. These nine inputs of 3-bit input data at each of 3 RGB ports selects up to 8-levels of grey scale on the LCD outputs. For C<sub>m</sub>n: m = port number and n = weight selected.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">INPUT</th> <th colspan="2">OUTPUT</th> </tr> <tr> <th>C32 C22 C12</th> <th>C31 C21 C11</th> <th>C30 C20 C10</th> <th>DSEL = L (Noninverted)</th> <th>DESEL = H (Inverted)</th> </tr> </thead> <tbody> <tr><td>1</td><td>1</td><td>1</td><td>V7</td><td>V0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>V6</td><td>V1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>V5</td><td>V2</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>V4</td><td>V3</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>V3</td><td>V4</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>V2</td><td>V5</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>V1</td><td>V6</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>V0</td><td>V7</td></tr> </tbody> </table>	INPUT			OUTPUT		C32 C22 C12	C31 C21 C11	C30 C20 C10	DSEL = L (Noninverted)	DESEL = H (Inverted)	1	1	1	V7	V0	1	1	0	V6	V1	1	0	1	V5	V2	1	0	0	V4	V3	0	1	1	V3	V4	0	1	0	V2	V5	0	0	1	V1	V6	0	0	0	V0	V7
INPUT			OUTPUT																																																		
C32 C22 C12	C31 C21 C11	C30 C20 C10	DSEL = L (Noninverted)	DESEL = H (Inverted)																																																	
1	1	1	V7	V0																																																	
1	1	0	V6	V1																																																	
1	0	1	V5	V2																																																	
1	0	0	V4	V3																																																	
0	1	1	V3	V4																																																	
0	1	0	V2	V5																																																	
0	0	1	V1	V6																																																	
0	0	0	V0	V7																																																	
CL	217	I	Clear input. This active-low clear input resets the clock control circuit, shift register, data memory, and display latch. CL also sets output to the V0 level. CL must be asserted high for normal operation.																																																		
CLK	216	I	Clock input. CLK is the rising edge systems clock for the 64-bit shift register. Also, 9 bits of data are stored in the data memory by the falling edge of CLK. The clock control circuit stops the internal system clock to save power consumption after 64 clocks.																																																		
DSEL	205	I	<p>Data select input. This input inverts the data on C10 to C32 input.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>INPUT DATA</th> <th colspan="2">DATA MEMORY</th> </tr> <tr> <th>C10 to C32</th> <th>DSEL = L</th> <th>DSEL = H</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	INPUT DATA	DATA MEMORY		C10 to C32	DSEL = L	DSEL = H	0	0	1	1	1	0																																						
INPUT DATA	DATA MEMORY																																																				
C10 to C32	DSEL = L	DSEL = H																																																			
0	0	1																																																			
1	1	0																																																			
EIO1 EIO2	219 204	I/O	<p>Enable I/O. EIO1 and EIO2 are data enable input/output for cascade interface.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th><math>\bar{R}/L</math></th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>H (Left Shift)</td> <td>Cascade Input</td> <td>Cascade Output (OUT0 – OUT191)</td> </tr> <tr> <td>L (Right Shift)</td> <td>Cascade Output</td> <td>Cascade Input (OUT191 – OUT0)</td> </tr> </tbody> </table>	$\bar{R}/L$	EIO1	EIO2	H (Left Shift)	Cascade Input	Cascade Output (OUT0 – OUT191)	L (Right Shift)	Cascade Output	Cascade Input (OUT191 – OUT0)																																									
$\bar{R}/L$	EIO1	EIO2																																																			
H (Left Shift)	Cascade Input	Cascade Output (OUT0 – OUT191)																																																			
L (Right Shift)	Cascade Output	Cascade Input (OUT191 – OUT0)																																																			
LS	218	I	Latch Strobe Input. When LS is high, 9 x 64 bits of data memory is latched into the display latch (3 x 192) and passed through a 3-to-8 decoder. The decoder selects one of eight bias voltage V0 – V7 to be passed on to OUT <sub>n</sub> using a transmission gate. LS also clears the shift register and clock control circuit.																																																		
MODE	231	I	Mode input. MODE is used for factory testing only and should be left open. The internal pullup resistors connected to V <sub>DD</sub> force the inputs into a high state.																																																		
OUT0 – OUT191	1 – 192	O	192-channel output for RGB color LCD display. C <sub>1</sub> x, C <sub>2</sub> x, and C <sub>3</sub> x select bias voltages, V0 – V7, on OUT(3n), OUT(3n+1), and OUT(3n+2), where n = 0 – 63, respectively.																																																		

# MPT57216

## 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

### Terminal Functions (continued)

NAME	TERMINAL	I/O	FUNCTION																								
$\bar{R}/L$	221	I	<p>Select right/left shift. <math>\bar{R}/L</math> selects which direction the EIO enable pulse advances through the 64-bit shift register. It also selects which direction the 3-bit <math>\times</math> 3 RGB data from the data latch is loaded into three different but adjacent channels of data memory. This data is loaded as the channels are enabled three at a time by the enable pulse from the shift register. It advances from one output to the next when shifting through the shift register with each clock pulse.</p> <table border="1"> <thead> <tr> <th><math>\bar{R}/L</math></th> <th>H</th> <th>L</th> </tr> </thead> <tbody> <tr> <td>Shift Direction</td> <td>Left</td> <td>Right</td> </tr> <tr> <td>EIO1</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>EIO2</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>CLK</td> <td>1, 2, 3, . . . . . 64</td> <td>1, 2, 3, . . . . . 64</td> </tr> <tr> <td>C32 – C30</td> <td>2, 5, 8, . . . . . 191</td> <td>191, 188, 185, . . . . . 2</td> </tr> <tr> <td>C22 – C20</td> <td>1, 4, 7, . . . . . 190</td> <td>190, 187, 184, . . . . . 1</td> </tr> <tr> <td>C12 – C10</td> <td>0, 3, 6, . . . . . 189</td> <td>189, 186, 183, . . . . . 0</td> </tr> </tbody> </table>	$\bar{R}/L$	H	L	Shift Direction	Left	Right	EIO1	Input	Output	EIO2	Output	Input	CLK	1, 2, 3, . . . . . 64	1, 2, 3, . . . . . 64	C32 – C30	2, 5, 8, . . . . . 191	191, 188, 185, . . . . . 2	C22 – C20	1, 4, 7, . . . . . 190	190, 187, 184, . . . . . 1	C12 – C10	0, 3, 6, . . . . . 189	189, 186, 183, . . . . . 0
$\bar{R}/L$	H	L																									
Shift Direction	Left	Right																									
EIO1	Input	Output																									
EIO2	Output	Input																									
CLK	1, 2, 3, . . . . . 64	1, 2, 3, . . . . . 64																									
C32 – C30	2, 5, 8, . . . . . 191	191, 188, 185, . . . . . 2																									
C22 – C20	1, 4, 7, . . . . . 190	190, 187, 184, . . . . . 1																									
C12 – C10	0, 3, 6, . . . . . 189	189, 186, 183, . . . . . 0																									
TEST1 TEST2	193 194	I	Test input. TEST1 and TEST2 are used for factory testing only and should be left open. The internal pullup resistors connected to $V_{DD}$ force the inputs into a high state.																								
V0 – V7 V0 – V7	202 – 195 223 – 230	I	Eight-level input bias voltage for output buffer. After the three bits for each RGB color are decoded, the device outputs one voltage level from the eight possible bias voltages (V0 – V7). There is no priority on the V0 to V7 terminals. A pair of V0 to V7 bias voltage terminals are provided. Each pair of terminals is required to be connected together externally.																								
$V_{DD}$	206		5-V supply input for logic circuits																								
$V_{EE}$	222		Supply input for level shifter and output transmission gate.																								
$V_{SS1}$ $V_{SS2}$	220 203		Ground terminals																								






Figure 1. Timing Diagram ( $\bar{R}/L = H$ )

# MPT57216

## 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

### absolute maximum ratings over operating free-air temperature range†

Supply voltage range, $V_{DD}$ (see Note 1)	-0.3 V to 7 V
Supply voltage range for LCD, $V_{EE}$	-0.3 V to 22 V
Input voltage range, $V_I$ (CLK, LS, $\overline{R/L}$ , $\overline{CL}$ , C32 to C10, DSEL, EIO1, EIO2)	-0.3 V to $V_{DD} + 0.3$ V
Output voltage range, $V_O$ (E101, E102)	-0.3 V to $V_{DD} + 0.3$ V
Output bias voltage range for LCD, $V_x$	-0.6 V to $V_{DD} + 0.6$ V
Input current, $I_I$	$\pm 10$ mA
Output current, $I_O$ : E101, E102	10 mA
OUT0 to OUT191	5 mA
Power dissipation, $P_D$	0.3 W
Operating free-air temperature range, $T_A$	-55 to 125°C
Storage temperature range, $T_{stg}$	65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to  $V_{SS1}$  and  $V_{SS2}$

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$	See Note 2	4.5	5	5.5	V
Supply voltage, $V_{EE}$	See Note 2	14		18	V
Output bias voltage for LCD driver	V0, V1, V2, V3, V4, V5, V6, V7 See Note 2	0		$V_{EE}$	V
High-level input voltage, $V_{IH}$	CLK, LS, DSEL, $\overline{R/L}$ , $\overline{CL}$ , EIO1, EIO2, C32 to C10	$0.8 V_{DD}$		$V_{DD}$	V
Low-level input voltage, $V_{IL}$	CLK, LS, DSEL, $\overline{R/L}$ , $\overline{CL}$ , EIO1, EIO2, C32 to C10	$V_{SS}$		$0.2 V_{DD}$	V
Clock frequency at CLK, $f_{(CLK)}$	CLK			15	MHZ
Clock frequency at LS, $f_{(LS)}$	LS			100	KHZ
Operating free-air temperature, $T_A$		-55		125	°C

NOTE 2: Turn-on and -off sequence of power must be as follows:

Turn-on sequence:  $V_{DD} \rightarrow$  Logic Input  $\rightarrow V_{EE} \rightarrow$  V7 to V0

Turn-off sequence: V7 to V0  $\rightarrow V_{EE} \rightarrow$  Input  $\rightarrow V_{DD}$





# MPT57216

## 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER

SGLS092 – MARCH 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	E101, E102 I <sub>OH</sub> = -0.3 mA	V <sub>DD</sub> - 0.4		V
V <sub>OL</sub>	Low-level output voltage	E101, E102 I <sub>OH</sub> = 0.3 mA		0.4	V
I <sub>IH</sub>	High-level input current	CLK, DSEL, LS, R/L, CL, EIO1, EIO2, C32 to C10 V <sub>IH</sub> = V <sub>DD</sub>		10	μA
I <sub>IL</sub>	Low-level input current	CLK, DSEL, LS, R/L, CL, EIO1, EIO2, C32 to C10 V <sub>IL</sub> = V <sub>SS</sub>		10	μA
I <sub>Ikg</sub>	Input leakage current	V7 to V0 V <sub>SS</sub> < V <sub>x</sub> < V <sub>EE</sub>	-100	100	μA
ΔV <sub>IO</sub>	Voltage difference between V <sub>x</sub> to OUT <sub>n</sub> (voltage variance)	V <sub>x</sub> - OUT <sub>n</sub> I <sub>I/O</sub> = ± 10 μA, V <sub>SS</sub> < V <sub>x</sub> < V <sub>EE</sub>		50	mV
R <sub>O(on)</sub>	Output resistance	OUT0 – OUT191 I <sub>O</sub> = ± 100 μA		5	kΩ
I <sub>DD</sub>	Supply current	V <sub>DD</sub> f(CLK) = 15 MHz, f(EIO <sub>xin</sub> ) = 30 KHZ, f(LS) = 30 KHZ, V <sub>DD</sub> = 5.5 V, V <sub>EE</sub> = 18V		4	mA
I <sub>EE</sub>	Supply current	V <sub>EE</sub> f(CLK) = 15 MHz, f(EIO <sub>xin</sub> ) = 30 KHZ, f(LS) = 30 KHZ, V <sub>DD</sub> = 5 V, V <sub>EE</sub> = 17V		1	mA
I <sub>I(standby)</sub>	Standby current	V <sub>DD</sub> See Note 3	V <sub>DD</sub> = 5 V, V <sub>EE</sub> = 17 V	300	μA
		V <sub>EE</sub> See Note 3	V <sub>DD</sub> = 5 V, V <sub>EE</sub> = 17 V	100	μA

NOTE 3: Test conditions of standby current are added at  $\overline{R/L} = V_{DD}$ , and EIO1 = V<sub>SS</sub>.

**timing requirements, V<sub>DD</sub> = 5 V, T<sub>A</sub> = -55°C to 125°C**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
t <sub>CLK</sub>	Clock cycle time	See Figures 2 and 4	66		ns
t <sub>W(L)</sub>	Low-level pulse width	See Figure 2	23		ns
t <sub>W(H)</sub>	High-level pulse width	See Figure 2	18		ns
t <sub>su</sub>	Data setup time	C <sub>xx</sub> – CLK	10		ns
t <sub>h</sub>	Data hold time	CLK – C <sub>xx</sub>	15		ns
t <sub>W(EN)</sub>	Enable high-level pulse width	EIO1, EIO2	1/f <sub>CLK</sub>		ns
t <sub>su(EN)</sub>	Enable setup time	EIO <sub>x</sub> – CLK	20	30 or 1/f <sub>CLK</sub>	ns
t <sub>h(EN)</sub>	Enable hold time	CLK – EIO <sub>x</sub>	10	t <sub>CLK</sub> × 62	ns
t <sub>W(LS)</sub>	Latch strobe high-level pulse width	See Figure 3	40		ns
t <sub>su(LS)</sub>	LS setup time	See Figure 3	66		ns
t <sub>h(LS)</sub>	LS hold time	See Figure 2	40		ns
t <sub>su(DSEL)</sub>	DSEL setup time	EIO <sub>x</sub> – DSEL	66		ns



# MPT57216

## 192-CHANNEL COLOR TFT COLUMN (SOURCE) DRIVER


SGLS092 – MARCH 1997

switching characteristics,  $V_{DD} = 5\text{ V}$ ,  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$  over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{p(EN)}$	Enable propagation delay time	CLK – EIOx		40	ns
$t_{p(OUT)}$	Output propagation delay time	LS – OUTn		3.0	$\mu\text{s}$

NOTE 4:  $C_L$  includes probe and jig capacitance.

### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Input pulse generators have the following characteristics:  $PRR \leq 1\text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 15\text{ ns}$ ,  $z_0 = 50\ \Omega$ .  
 B.  $V_{IH}$  and  $V_{IL}$  for all waveforms are at  $0.8\ V_{DD}$  and  $0.2\ V_{DD}$  respectively.  
 C. All timing parameters and measurements are referenced at the  $0.5\ V_{DD}$  point of each waveform.

Figure 2. EIOx (IN), LS, and DSEL Timing Waveforms




PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. Case of data input change: if data has changed after the last clock of 1H, then it is recommended to add a dummy clock of one pulse after the last 1H pulse of the clock.
  - B. Case of suspending clock (CLK) after data transfer (1H) completion: it is recommended that the data input not be changed while the clock is suspended.
  - C. All timing parameters and measurements are referenced at the  $0.5 V_{DD}$  point of each waveform except  $t_p(OUT)$  on the  $OUT_n$  waveform. The reference point on the  $OUT_n$  waveform is  $V_0 + 0.1 V_x$  for positive-going transitions and  $V_0 - 0.1 V_x$  for negative-going transitions.
  - D.  $OUT_n$  waveform transitions are from  $V_0$  level to  $V_x$  level. Maximum  $V_0$  and  $V_x$  levels are 8.0 V due to tester limitations.
  - E. Input pulse generators have the following characteristics:  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 15$  ns,  $z_0 = 50 \Omega$ .
  - F.  $V_{IH}$  and  $V_{IL}$  for all waveforms are at  $0.8 V_{DD}$  and  $0.2 V_{DD}$  respectively.

Figure 3. LS and  $OUT_n$  Timing Waveforms



- NOTES:
- A. Input pulse generators have the following characteristics:  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 15$  ns,  $z_0 = 50 \Omega$ .
  - B.  $V_{IH}$  and  $V_{IL}$  for all waveforms are at  $0.8 V_{DD}$  and  $0.2 V_{DD}$  respectively.
  - C. All timing parameters and measurements are referenced at the  $0.5 V_{DD}$  point of each waveform.

Figure 4.  $C_{xx}$  and  $EIO_x$  (OUT) Timing Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.