

# Freescale Semiconductor Data Sheet

Document Number: MR1A16A

Rev. 3, 11/2007



## 128K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM

#### Introduction

The MR1A16A is a 2,097,152-bit magnetoresistive random access memory (MRAM) device organized as 131,072 words of 16 bits. The MR1A16A is equipped with chip enable  $(\overline{E})$ , write enable  $(\overline{W})$ , and output enable  $(\overline{G})$  pins, allowing for significant system design flexibility without bus contention. Because the MR1A16A has separate byte-enable controls ( $\overline{LB}$  and  $\overline{UB}$ ), individual bytes can be written and read.

MRAM is a nonvolatile memory technology that protects data in the event of power loss and does not require periodic refreshing. The MR1A16A is the ideal memory solution for applications that must permanently store and retrieve critical data quickly.

The MR1A16A is available in a 400-mil, 44-lead plastic small-outline TSOP type-II package with an industry-standard center power and ground SRAM pinout.

The MR1A16A is available in Commercial (0°C to 70°C), Industrial (-40°C to 85°C) and Extended (-40°C to 105°C) ambient temperature ranges.

## **MR1A16A**



#### **Features**

- Single 3.3-V power supply
- Commercial temperature range (0°C to 70°C), Industrial temperature range (-40°C to 85°C) and Extended temperature range (-40°C to 105°C)
- Symmetrical high-speed read and write with fast access time (35 ns)
- Flexible data bus control 8 bit or 16 bit access
- Equal address and chip-enable access times
- Automatic data protection with low-voltage inhibit circuitry to prevent writes on power loss
- All inputs and outputs are transistor-transistor logic (TTL) compatible
- Fully static operation
- Full nonvolatile operation with 20 years minimum data retention





#### **Device Pin Assignment**





Figure 1. Block Diagram

### **Device Pin Assignment**



**Table 1. Pin Functions** 

Signal Name	Function
Α	Address input
Ē	Chip enable
$\overline{\mathbb{W}}$	Write enable
G	Output enable
ŪB	Upper byte select
LB	Lower byte select
DQL	Data I/O, lower byte
DQU	Data I/O, upper byte
$V_{DD}$	Power supply
V <sub>SS</sub>	Ground
NC	Do not connect this pin

Figure 2. MR1A16A in 44-Pin TSOP Type II Package

MR1A16A Data Sheet, Rev. 3



**Table 2. Operating Modes** 

Ē <sup>1</sup>	<b>G</b> ¹	$\overline{\mathbf{W}}^{1}$	<b>LB</b> ¹	<del>UB</del> ¹	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
Н	Х	Х	Х	Х	Not selected	I <sub>SB1</sub> , I <sub>SB2</sub>	Hi-Z	Hi-Z
L	Н	Н	Х	Χ	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Χ	Н	Н	Output disabled	I <sub>DDR</sub>	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower byte read	I <sub>DDR</sub>	D <sub>Out</sub>	Hi-Z
L	L	Н	Н	L	Upper byte read	I <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word read	I <sub>DDR</sub>	D <sub>Out</sub>	D <sub>Out</sub>
L	Х	L	L	Н	Lower byte write	I <sub>DDW</sub>	D <sub>In</sub>	Hi-Z
L	Х	L	Н	L	Upper byte write	I <sub>DDW</sub>	Hi-Z	D <sub>In</sub>
L	Х	L	L	L	Word write	I <sub>DDW</sub>	D <sub>In</sub>	D <sub>In</sub>

NOTES:

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

<sup>&</sup>lt;sup>1</sup> H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance



#### **Electrical Specifications**

## Table 3. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Value	Unit
Supply voltage <sup>2</sup>	$V_{DD}$	-0.5 to 4.0	V
Voltage on any pin <sup>2</sup>	V <sub>In</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Output current per pin	l <sub>Out</sub>	±20	mA
Package power dissipation <sup>3</sup>	P <sub>D</sub>	0.600	W
Temperature under bias MR1A16AYS35 (Commercial) MR1A16ACYS35 (Industrial) MR1A16AVYS35 (Extended)	T <sub>Bias</sub>	-10 to 85 -45 to 95 -45 to 110	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	T <sub>Lead</sub>	260	°C
Maximum magnetic field during write MR1A16AYS35 (Commercial) MR1A16ACYS35 (Industrial) MR1A16AVYS35 (Extended)	H <sub>max_write</sub>	15 25 25	Oe
Maximum magnetic field during read or standby	H <sub>max_read</sub>	100	Oe

#### NOTES:

- Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
- All voltages are referenced to V<sub>SS</sub>.
- Power dissipation capability depends on package characteristics and use environment.

#### **Table 4. Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	$V_{DD}$	3.0 <sup>1</sup>	3.3	3.6	V
Write inhibit voltage	$V_{WI}$	2.5	2.7	3.0 <sup>1</sup>	V
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>DD</sub> + 0.3 <sup>2</sup>	V
Input low voltage	V <sub>IL</sub>	$-0.5^3$	_	0.8	V
Operating temperature MR1A16AYS35 (Commercial) MR1A16ACYS35 (Industrial) MR1A16AVYS35 (Extended)	T <sub>A</sub>	0 -40 -40		70 85 105	°C

- After power up or if  $V_{DD}$  falls below  $V_{WI}$ , a waiting period of 2 ms must be observed, and  $\overline{E}$  and  $\overline{W}$  must remain high for 2 ms. Memory is designed to prevent writing for all input pin conditions if  $V_{DD}$  falls below minimum  $V_{WI}$ .
- $^{2}$  V<sub>IH</sub> (max) = V<sub>DD</sub> + 0.3 Vdc; V<sub>IH</sub> (max) = V<sub>DD</sub> + 2.0 Vac (pulse width  $\leq$  10 ns) for I  $\leq$  20.0 mA.
- $^3$  V<sub>IL</sub> (min) = -0.5 Vdc; V<sub>IL</sub> (min) = -2.0 Vac (pulse width  $\leq$  10 ns) for I  $\leq$  20.0 mA.



#### **Direct Current (dc)**

Table 5. dc Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Input leakage current	I <sub>lkg(I)</sub>	_	_	±1	μΑ
Output leakage current	I <sub>lkg(O)</sub>	_	_	±1	μΑ
Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V <sub>OL</sub>	_	_	0.4 V <sub>SS</sub> + 0.2	V
Output high voltage (I <sub>OH</sub> = -4 mA) (I <sub>OH</sub> = -100 mA)	V <sub>OH</sub>	2.4 V <sub>DD</sub> – 0.2	_	_	V

## **Table 6. Power Supply Characteristics**

Parameter	Symbol	Тур	Max	Unit
ac active supply current — read modes <sup>1</sup> $(I_{Out} = 0 \text{ mA}, V_{DD} = \text{max})$	I <sub>DDR</sub>	55	80	mA
ac active supply current — write modes <sup>1</sup> (V <sub>DD</sub> = max) MR1A16AYS35 (Commercial) MR1A16ACYS35 (Industrial) MR1A16AVYS35 (Extended)	I <sub>DDW</sub>	105 105 105	155 165 165	mA
ac standby current $(V_{DD} = max, \overline{E} = V_{IH})$ (no other restrictions on other inputs)	I <sub>SB1</sub>	18	28	mA
CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, f} = 0 \text{ MHz})$	I <sub>SB2</sub>	9	12	mA

#### NOTES:

## Table 7. Capacitance<sup>1</sup>

Parameter	Symbol	Тур	Max	Unit
Address input capacitance	C <sub>In</sub>	_	6	pF
Control input capacitance	C <sub>In</sub>	_	6	pF
Input/output capacitance	C <sub>I/O</sub>	_	8	pF

<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle.

 $<sup>^{1}~~</sup>$  f = 1.0 MHz, dV = 3.0 V,  $T_{A}$  = 25°C, periodically sampled rather than 100% tested.



#### **Electrical Specifications**

## **Table 8. ac Measurement Conditions**

Parameter	Value
Logic input timing measurement reference level	1.5 V
Logic output timing measurement reference level	1.5 V
Logic input pulse levels	0 or 3.0 V
Input rise/fall time	2 ns
Output load for low and high impedance parameters	See Figure 3A
Output load for all other timing parameters	See Figure 3B




Figure 3. Output Load for ac Test



This page is intentionally blank.




#### **Read Mode**

Table 9. Read Cycle Timing<sup>1, 2</sup>

Parameter	Symbol	Min	Max	Unit
Read cycle time	t <sub>AVAV</sub>	35	_	ns
Address access time	t <sub>AVQV</sub>	_	35	ns
Enable access time <sup>3</sup>	t <sub>ELQV</sub>	_	35	ns
Output enable access time	t <sub>GLQV</sub>	_	15	ns
Byte enable access time	t <sub>BLQV</sub>	_	15	ns
Output hold from address change	t <sub>AXQX</sub>	3	_	ns
Enable low to output active <sup>4, 5</sup>	t <sub>ELQX</sub>	3	_	ns
Output enable low to output active <sup>4, 5</sup>	t <sub>GLQX</sub>	0	_	ns
Byte enable low to output active <sup>4, 5</sup>	t <sub>BLQX</sub>	0	_	ns
Enable high to output Hi-Z <sup>4, 5</sup>	t <sub>EHQZ</sub>	0	15	ns
Output enable high to output Hi-Z <sup>4, 5</sup>	t <sub>GHQZ</sub>	0	10	ns
Byte high to output Hi-Z <sup>4, 5</sup>	t <sub>BHQZ</sub>	0	10	ns

- $\overline{W}$  is high for read cycle.
- Due to product sensitivities to noise, power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read and write cycles.
- Addresses valid before or at the same time  $\overline{E}$  goes low.
- This parameter is sampled and not 100% tested.
- <sup>5</sup> Transition is measured ±200 mV from steady-state voltage.





#### NOTES:

Device is continuously selected ( $\overline{E} \le V_{IL}, \ \overline{G} \le V_{IL}).$ 

Figure 4. Read Cycle 1




Figure 5. Read Cycle 2



#### **Write Mode**

Table 10. Write Cycle Timing 1 (W Controlled)<sup>1, 2, 3, 4, 5</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>6</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVWL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVWH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVWH</sub>	20	_	ns
Write pulse width (G high)	t <sub>WLWH</sub>	15		ns
Write pulse width (G low)	twlwh t <sub>WLEH</sub>	15	_	ns
Data valid to end of write	t <sub>DVWH</sub>	10	_	ns
Data hold time	t <sub>WHDX</sub>	0	_	ns
Write low to data Hi-Z <sup>7, 8, 9</sup>	$t_{WLQZ}$	0	12	ns
Write high to output active <sup>7, 8, 9</sup>	t <sub>WHQX</sub>	3	_	ns
Write recovery time	t <sub>WHAX</sub>	12	_	ns

- <sup>1</sup> A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- Due to product sensitivities to noise, power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- <sup>3</sup> If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- After W, E, or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- <sup>6</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- This parameter is sampled and not 100% tested.
- 8 Transition is measured ±200 mV from steady-state voltage.
- $^{9}$  At any given voltage or temperature,  $t_{WLQZ}$  max  $< t_{WHQX}$  min.






Figure 6. Write Cycle 1 (W Controlled)



## Table 11. Write Cycle Timing 2 (E Controlled)<sup>1, 2, 3, 4, 5</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>6</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVEL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVEH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVEH</sub>	20	_	ns
Enable to end of write (G high)	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	_	ns
Enable to end of write (G low) <sup>7, 8</sup>	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	_	ns
Data valid to end of write	t <sub>DVEH</sub>	10	_	ns
Data hold time	t <sub>EHDX</sub>	0	_	ns
Write recovery time	t <sub>EHAX</sub>	12	_	ns

- <sup>1</sup> A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- Due to product sensitivities to noise, power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- 3 If G goes low at the same time or after W goes low, the output will remain in a high-impedance state.
- After W, E, or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- <sup>5</sup> The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- 6 All write cycle timings are referenced from the last valid address to the first transition address.
- <sup>7</sup> If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- 8 If E goes high at the same time or before W goes high, the output will remain in a high-impedance state.






Figure 7. Write Cycle 2 (E Controlled)



## Table 12. Write Cycle Timing 3 (LB/UB Controlled)<sup>1, 2, 3, 4, 5, 6</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>7</sup>	t <sub>AVAV</sub>	35	_	ns
Address set-up time	t <sub>AVBL</sub>	0	_	ns
Address valid to end of write (G high)	t <sub>AVBH</sub>	18	_	ns
Address valid to end of write (G low)	t <sub>AVBH</sub>	20	_	ns
Byte pulse width (G high)	t <sub>BLEH</sub> t <sub>BLWH</sub>	15	_	ns
Byte pulse width (G low)	t <sub>BLEH</sub> t <sub>BLWH</sub>	15	_	ns
Data valid to end of write	t <sub>DVBH</sub>	10	_	ns
Data hold time	t <sub>BHDX</sub>	0	_	ns
Write recovery time	t <sub>BHAX</sub>	12	_	ns

- A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- Due to product sensitivities to noise, power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles.
- <sup>3</sup> If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.
- After W, E, or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns.
- If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them
- The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
- All write cycle timings are referenced from the last valid address to the first transition address.






Figure 8. Write Cycle 3 (LB/UB Controlled)

#### **Ordering Information**

### Ordering Information


This product is available in Commercial, Industrial, and Extended temperature versions.

Freescale's semiconductor products can be classified into the following tiers: "Commercial", "Industrial" and "Extended." A product should only be used in applications appropriate to its tier as shown below. For questions, please contact a Freescale sales representative.

- **Commercial** Typically 5 year applications personal computers, PDA's, portable telecom products, consumer electronics, etc.
- **Industrial, Extended** Typically 10 year applications installed telecom equipment, workstations, servers, etc. These products can also be used in Commercial applications.

#### **Part Numbering System**

#### (Order by Full Part Number)



### **Package Information**

Archived Archived Archived Archived Archived Archived

**Table 13. Package Information** 

Device	Pin Count	Package Type	Designator	Case No.	Document No.	RoHS Compliant
MR1A16A	44	TSOP Type II	YS	924A-02	98ASS23673W	True

MR1A16A Data Sheet, Rev. 3




## **Revision History**


#### **Revision History**

Rev	Date	Description of Change	
1	10 Aug 2007	Initial public release version.	
2	21 Sep 2007	Table 6: Applied values to TBD's in IDD specifications.	
3	12 Nov 2007	Table 2: Changed IDDA to IDDR or IDDW.	

## **Mechanical Drawing**

The following pages detail the package available to MR1A16A.







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NO	): 98ASS23673W	REV: C
44 LEAD TSOP, TYPE II, .400	400 WIDE	CASE NUMBER	R: 924A-02	17 MAY 2005
		STANDARD: NO	N-JEDEC	

MR1A16A Data Sheet, Rev. 3







© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANI	CAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NO	): 98ASS23673W	REV: C
44 LEAD TSOP, TYPE II, .400 WIDI	CASE NUMBER	R: 924A-02	17 MAY 2005
	STANDARD: NO	N-JEDEC	

MR1A16A Data Sheet, Rev. 3



#### **Mechanical Drawing**

#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M 1994.
- 2. DIMENSIONS IN MILLIMETERS.
- DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15 PER SIDE.
- DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSIONS.

  DAM BAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.58.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICA	AL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NO	): 98ASS23673W	REV: C
44 LEAD TSOP, TYPE II, .400 WIDE	CASE NUMBER	R: 924A-02	17 MAY 2005
, ,	STANDARD: NO	N-JEDEC	

MR1A16A Data Sheet, Rev. 3



MR1A16A Data Sheet, Rev. 3



#### How to Reach Us:

#### USA/Europe/Locations not listed:

Freescale Semiconductor Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

#### Japan:

Freescale Semiconductor Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569

#### Asia/Pacific:

Freescale Semiconductor H.K. Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong 852-26668334

#### Learn More:

For more information about Freescale Semiconductor products, please visit http://www.freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

