OKI semiconductor **MSM2128-RS**

2 KW x 8 BIT STATIC RAM

GENERAL DESCRIPTION

OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry through out and no clocks or refresh required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. 24 pin package is pin compatible with 16 K UV Erasable Programmable ROM.

FEATURES

- Single power supply
- External clock and refresh operation not required
- Access time
 - MSM2128-12RS . . . 120ns (max)
- MSM2128-15RS . . . 150ns (max)
- MSM2128-20RS . . . 200ns (max)
- Low power dissipation
 - during operation . . . MSM2128-15RS/20RS
 - ... 550 mW (max)

- ... MSM2128-12RS
- ... 660 mW (max) ... 110 mW (max)
- during standby
- TTL compatible I/O
- Tristate I/O
- Common data I/O capability
- Power down mode using chip select signal
- Convertibility of pins used in 16KEPROM MSM2716



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Conditions	
Supply Voltage	V _{cc}	-0.5 to 7	v	Respect to V _{ss}	
Input Voltage	VIN	-0.5 to 7	V		
Operating Temperature	Topr [.]	0 to 70	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	w		

DC AND OPERATING CHARACTERISTICS

 $(T_a = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 5V \pm 10\% \text{ unless otherwise notes.})$

Item	Cumbel.	2128-12			2128-15/20			11-14	Condition	
	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition	
Input Load Current	161	-10		10	-10		10	μА	V _{cc} = Max. V _{IN} = GND to V _{cc}	
Output Leakage Current	ILO	-10		10	-10		10	μА	$\overline{CS} = \overline{OE} = V_{IH},$ $V_{cc} = Max.$ $V_{out} = GND to V_{cc}$	
Operating Current	^I CC			120			100	mA	$V_{cc} = Max. \overline{CS} = V_{IL}$ I I/O = 0 mA $t_{cyc} = Min.$	
Standby Current	ISB			20			20	mA	$V_{cc} = Min. to Max.$ $\overline{CS} = V_{IH}$	
Peak Power-on Current	ISBP			20			20	mA	V _{cc} = GND to V _{cc} = Min. CS = Lower of V _{cc} or V _{IH}	
1 - · · · · · · · · · · · · · · · · · ·	⊻ін	2	5	6	2	5	6	V	Burnet to M	
Input Voltage	VIL	~0.5	0	0.8	-0.5	0	0.8	V	Respect to Vss	
	Voн	2.4		V _{cc}	2.4		V _{cc}	V	I _{OH} = -1.0 mA	
Output Voltage	VOL			0.4			0.4	V	I _{OL} = 2.1 mA	

Notes 1. Typical limits are at $V_{cc} = 5V$, $T_a = 25^{\circ}C$, and specified loading.

AC CHARACTERISTICS

(T_a = 0°C to + 70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)

AC TEST CONDITIONS

ITEM	CONDITIONS				
Input High Level	2.0V				
Input Low Level	0.8V				
Input Rise and Fall Times	10 ns				
Input and Output Timing Levels	1.5V				
Output Load	C _L = 100 pF, 1TTL Gate				

STATIC RAM · MSM2128-RS

READ CYCLE (1)

ltem	0	2128- 12		2128-15		2128-20		.	O
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Read Cycle Time	^t RC	120		150		200		ns	
Address Access Time	tAC		120		150		200	ns	
Output Enable to Output Delay	tOE		50		60		70	ns	
Chip Select Access Time	tCO		120		150		200	ns	
Chip Selection to Output in Low Z	tcx ⁽²⁾	10		10		10		ns	
Chip Selection to Output in High Z	^t ОТD ⁽³⁾	0	40	0	50	0	60	ns	
Output Hold from Address Time	toha	10		10		10		ns	
Chip Select to Power Up Time	tpU	0		0		0		ns	
Chip Select to Power Down Time	tPD		50		60		80	ns	

READ CYCLE NO. 1(8) (9)



READ CYCLE NO. 2(8) (10)



WRITE CYCLE (4) (5)

Item	0	212	8-12	2128-15		2128-20			
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
Write Cycle Time	twc	120		150		200		ns	
Chip Selection to End of Write	tCW	100		120		150		ns	
Address Setup Time	tAS	20		20		20		ns	
Write Pulse Width	twp	60		80		100		ns	_
Write Recovery Time	twra ⁽⁶⁾	10		10		10		ns	
Data Valid to End of Write	t _{DS} (6)	50		70		90		ns	
Data Hold Time	tDH(6)	10		15		15		ns	
Write Enabled to Output in High Z	totw ⁽⁷⁾	0	40	0	50	0	60	ns	
Output Active from End of White	twx	5		5		5		ns	

Notes 1. A read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .

- 2. tCX is specified from CS or OE, whichever occurs last.
- 3. tOTD is specified from CS or OE, whichever occurs first.
- 4. A write occurs during the overlap of a low CS and a low WE.
- 5. OE may be allowed in a Write Cycle both high and low.
- 6. tWR, tDS, and tDH are specified from CS or WE, whichever occurs first.
- 7. torw is specified by the time when DATA OUT is floating, not defined by output level.



WRITE CYCLE NO. 1(11)(13)

WRITE CYCLE NO. 2(12) (13)



FUNCTION TRUTH TABLE

CS	WE	ŌĒ	Mode	Output	Power	
н	x	x	Not Selected	High Z	Standby	
L	L	x	Write	High Z	Active	
L	н	L	Read	DOUT	Active	
L	н	н	Not Selected	High Z	Active	

CAPACITANCE

Item	Symbol	Min.	Max.	Unit	Condition
Input Capacitance	CIN		6	pF	VIN = 0V
Input/Output Capacitance	CI/O		8	ρF	V1/0 = 0V