

OKI semiconductor

MSM2128-RS

2 KW x 8 BIT STATIC RAM

GENERAL DESCRIPTION

OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry through out and no clocks or refresh required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. 24 pin package is pin compatible with 16 K UV Erasable Programmable ROM.

FEATURES

- Single power supply . . . MSM2128-12RS
 - External clock and refresh operation not required . . . 660 mW (max)
 - Access time during standby . . . 110 mW (max)
 - MSM2128-12RS . . . 120ns (max)
 - MSM2128-15RS . . . 150ns (max)
 - MSM2128-20RS . . . 200ns (max)
 - Low power dissipation
 - during operation . . . MSM2128-15RS/20RS
 - . . . 550 mW (max)
 - TTL compatible I/O
 - Tristate I/O
 - Common data I/O capability
 - Power down mode using chip select signal
 - Convertibility of pins used in 16KEPROM MSM2716




PIN ARRANGEMENT

A ₇	1	24	V _{CC}
A ₆	2	23	A ₈
A ₅	3	22	A ₉
A ₄	4	21	WE
A ₃	5	20	OE
A ₂	6	19	A ₁₀
A ₁	7	18	CS
A ₀	8	17	I _O
I/O ₉	9	16	I/O ₉
I/O ₁₀	10	15	I/O ₁₀
I/O ₁₁	11	14	I/O ₁₁
V _{SS}	12	13	I/O ₄

A₀ ~ A₁₀: Address Inputs
I/O₁ ~ I/O₈: Data Input/Output
V_{CC}: Power (5V)
V_{SS}: Ground
WE: Write Enable
CS: Chip Select
OE: Output Enable

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value		Unit	Conditions
Supply Voltage	V_{CC}	-0.5 to 7		V	Respect to V_{SS}
Input Voltage	V_{IN}	-0.5 to 7		V	
Operating Temperature	T_{OPR}	0 to 70		°C	
Storage Temperature	T_{STG}	-55 to 150		°C	
Power Dissipation	P_D	1.0		W	

DC AND OPERATING CHARACTERISTICS(T_a = 0°C to + 70°C, V_{CC} = 5V ± 10% unless otherwise noted.)

Item	Symbol	2128-12			2128-15/20			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Input Load Current	I_{LI}	-10		10	-10		10	μA	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$
Output Leakage Current	I_{LO}	-10		10	-10		10	μA	$\overline{CS} = \overline{OE} = V_{IH}$, $V_{CC} = \text{Max.}$ $V_{out} = \text{GND to } V_{CC}$
Operating Current	I_{CC}			120			100	mA	$V_{CC} = \text{Max.}$, $\overline{CS} = V_{IL}$ $I_{I/O} = 0 \text{ mA}$, $t_{cyc} = \text{Min.}$
Standby Current	I_{SB}			20			20	mA	$V_{CC} = \text{Min. to Max.}$ $\overline{CS} = V_{IH}$
Peak Power-on Current	I_{SBP}			20			20	mA	$V_{CC} = \text{GND to } V_{CC} = \text{Min.}$ $\overline{CS} = \text{Lower of } V_{CC}$ or V_{IH}
Input Voltage	V_{IH}	2	5	6	2	5	6	V	Respect to V_{SS}
	V_{IL}	-0.5	0	0.8	-0.5	0	0.8	V	
Output Voltage	V_{OH}	2.4		V_{CC}	2.4		V_{CC}	V	$I_{OH} = -1.0 \text{ mA}$
	V_{OL}			0.4			0.4	V	$I_{OL} = 2.1 \text{ mA}$

Notes 1. Typical limits are at $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$, and specified loading.**AC CHARACTERISTICS**(T_a = 0°C to + 70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)**AC TEST CONDITIONS**


ITEM	CONDITIONS
Input High Level	2.0V
Input Low Level	0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	$C_L = 100 \text{ pF, 1 TTL Gate}$

■ STATIC RAM • MSM2128-RS ■


READ CYCLE ⁽¹⁾

Item	Symbol	2128-12		2128-15		2128-20		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle Time	t_{RC}	120		150		200		ns	
Address Access Time	t_{AC}		120		150		200	ns	
Output Enable to Output Delay	t_{OE}		50		60		70	ns	
Chip Select Access Time	t_{CO}		120		150		200	ns	
Chip Selection to Output in Low Z	$t_{CX}^{(2)}$	10		10		10		ns	
Chip Selection to Output in High Z	$t_{OTD}^{(3)}$	0	40	0	50	0	60	ns	
Output Hold from Address Time	t_{OHA}	10		10		10		ns	
Chip Select to Power Up Time	t_{PU}	0		0		0		ns	
Chip Select to Power Down Time	t_{PD}		50		60		80	ns	

READ CYCLE NO. 1⁽⁸⁾⁽⁹⁾




READ CYCLE NO. 2⁽⁸⁾⁽¹⁰⁾



WRITE CYCLE (4)(5)


Item	Symbol	2128-12		2128-15		2128-20		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Cycle Time	t _{WC}	120		150		200		ns	
Chip Selection to End of Write	t _{CW}	100		120		150		ns	
Address Setup Time	t _{AS}	20		20		20		ns	
Write Pulse Width	t _{WP}	60		80		100		ns	
Write Recovery Time	t _{WR} ⁽⁶⁾	10		10		10		ns	
Data Valid to End of Write	t _{DS} ⁽⁶⁾	50		70		90		ns	
Data Hold Time	t _{DH} ⁽⁶⁾	10		15		15		ns	
Write Enabled to Output in High Z	t _{OTW} ⁽⁷⁾	0	40	0	50	0	60	ns	
Output Active from End of Write	t _{WX}	5		5		5		ns	

- Notes
1. A read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .
 2. t_{CX} is specified from \overline{CS} or \overline{OE} , whichever occurs last.
 3. t_{OTD} is specified from \overline{CS} or \overline{OE} , whichever occurs first.
 4. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
 5. \overline{OE} may be allowed in a Write Cycle both high and low.
 6. t_{WR}, t_{DS}, and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 7. t_{OTW} is specified by the time when DATA OUT is floating, not defined by output level.

WRITE CYCLE NO. 1⁽¹¹⁾⁽¹³⁾

■ STATIC RAM · MSM2128-RS ■

WRITE CYCLE NO. 2⁽¹²⁾⁽¹³⁾



FUNCTION TRUTH TABLE

CS	WE	OE	Mode	Output	Power
H	X	X	Not Selected	High Z	Standby
L	L	X	Write	High Z	Active
L	H	L	Read	DOUT	Active
L	H	H	Not Selected	High Z	Active

CAPACITANCE

Item	Symbol	Min.	Max.	Unit	Condition
Input Capacitance	C _{IN}		6	pF	V _{IN} = 0V
Input/Output Capacitance	C _{I/O}		8	pF	V _{I/O} = 0V