

# OKI semiconductor

## MSM2128RS

### 2 KW x 8 BIT STATIC RAM

#### GENERAL DESCRIPTION

The OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry throughout and no clocks or refresh are required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. The 24 pin package is pin compatible with standard 16 K UV Erasable Programmable ROM.

#### FEATURES

- Single power supply . . . MSM2128-12RS
- External clock and refresh operation not required . . . 660mW (max)
- Access time during standby . . . 110mW (max)
  - MSM2128-12RS . . . 120ns (max)
  - MSM2128-15RS . . . 150ns (max)
  - MSM2128-20RS . . . 200ns (max)
- Low power dissipation
  - during operation . . . MSM2128-15RS/20RS . . . 550 mW (max)
- TTL compatible I/O
- Three-state I/O
- Common data I/O capability
- Power down mode using chip select signal
- Convertibility of pins used in 16KEPROM MSM2716




#### PIN CONFIGURATION

(Top View)

A <sub>0</sub>	1	24	V <sub>CC</sub>
A <sub>6</sub>	2	23	I/O <sub>8</sub>
A <sub>5</sub>	3	22	I/O <sub>9</sub>
A <sub>4</sub>	4	21	WE
A <sub>3</sub>	5	20	OE
A <sub>2</sub>	6	19	I/O <sub>10</sub>
A <sub>1</sub>	7	18	CS
A <sub>0</sub>	8	17	I/O <sub>3</sub>
I/O <sub>1</sub>	9	16	I/O <sub>2</sub>
I/O <sub>2</sub>	10	15	I/O <sub>1</sub>
I/O <sub>3</sub>	11	14	I/O <sub>0</sub>
VSS	12	13	I/O <sub>4</sub>

A<sub>0</sub>~A<sub>10</sub>: Address Inputs  
I/O<sub>1</sub>~I/O<sub>8</sub>: Data Input/Output  
V<sub>CC</sub>: Power (5V)  
VSS: Ground  
WE: Write Enable  
CS: Chip Select  
OE: Output Enable

#### FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	$V_{CC}$	-0.5 to 7	V	
Input Voltage	$V_{IN}$	-0.5 to 7	V	Respect to $V_{SS}$
Operating Temperature	$T_{OPR}$	0 to 70	°C	
Storage Temperature	$T_{STG}$	-55 to 150	°C	
Power Dissipation	$P_D$	1.0	W	

**DC AND OPERATING CHARACTERISTICS**(T<sub>a</sub> = 0°C to + 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted.)



Parameter	Symbol	2128-12RS			2128-15/20RS			Unit	Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Input Load Current	I <sub>LI</sub>	-10		10	-10		10	μA	$V_{CC}$ = Max. $V_{IN}$ = GND to $V_{CC}$
Output Leakage Current	I <sub>LO</sub>	-10		10	-10		10	μA	$\bar{CS} = \bar{OE} = V_{IH}$ , $V_{CC}$ = Max. $V_{OUT}$ = GND to $V_{CC}$
Operating Current	I <sub>CC</sub>			120			100	mA	$V_{CC}$ = Max. $\bar{CS} = V_{IL}$ I <sub>IO</sub> = 0 mA t <sub>cyc</sub> = Min.
Standby Current	I <sub>SB</sub>			15			15	mA	$V_{CC}$ = Min. to Max. $\bar{CS} = V_{IH}$
Peak Power-on Current	I <sub>SPB</sub>			20			20	mA	$V_{CC}$ = GND to $V_{CC}$ = Min. $\bar{CS}$ = Lower of $V_{CC}$ or $V_{IH}$
Input Voltage	V <sub>IH</sub>	2	5	6	2	5	6	V	Respect to $V_{SS}$
	V <sub>IL</sub>	-0.5	0	0.8	-0.5	0	0.8	V	
Output Voltage	V <sub>OH</sub>	2.4		$V_{CC}$	2.4		$V_{CC}$	V	I <sub>OH</sub> = -1.0 mA
	V <sub>OL</sub>			0.4			0.4	V	I <sub>OL</sub> = 2.1 mA

Notes 1. Typical limits are at  $V_{CC}$  = 5V, T<sub>a</sub> = 25°C, and specified loading.**AC CHARACTERISTICS**(T<sub>a</sub> = 0°C to + 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted.)**AC TEST CONDITIONS**

Parameter	Conditions
Input High Level	2.0V
Input Low Level	0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	C <sub>L</sub> = 100 pF, 1 TTL Gate

READ CYCLE <sup>(1)</sup>


Parameter	Symbol	2128-12RS		2128-15RS		2128-20RS		Unit	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle Time	$t_{RC}$	120		150		200		ns	
Address Access Time	$t_{AC}$		120		150		200	ns	
Output Enable to Output Delay	$t_{OE}$		50		60		70	ns	
Chip Select Access Time	$t_{CO}$		120		150		200	ns	
Chip Selection to Output in Low Z	$t_{CX}^{(2)}$	10		10		10		ns	
Chip Selection to Output in High Z	$t_{OTD}^{(3)}$	0	40	0	50	0	60	ns	
Output Hold from Address Time	$t_{OHA}$	10		10		10		ns	
Chip Select to Power Up Time	$t_{PU}$	0		0		0		ns	
Chip Select to Power Down Time	$t_{PD}$		50		60		80	ns	


READ CYCLE NO. 1<sup>(8)(9)</sup>READ CYCLE NO. 2<sup>(8)(10)</sup>

## WRITE CYCLE (4)(5)

Parameter	Symbol	2128-12RS		2128-15RS		2128-20RS		Unit	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Cycle Time	t <sub>WC</sub>	120		150		200		ns	
Chip Selection to End of Write	t <sub>CW</sub>	90		120		150		ns	
Address Setup Time	t <sub>AS</sub>	20		20		20		ns	
Write Pulse Width	t <sub>WP</sub>	60		80		100		ns	
Write Recovery Time	t <sub>WR</sub> (6)	10		10		10		ns	
Data Valid to End of Write	t <sub>DS</sub> (6)	50		70		90		ns	
Data Hold Time	t <sub>DH</sub> (6)	10		15		15		ns	
Write Enabled to Output in High Z	t <sub>OTW</sub> (7)	0	40	0	50	0	60	ns	
Output Active from End of Write	t <sub>WX</sub>	5		5		5		ns	

- Notes
1. A read occurs during the overlap of a low  $\overline{CS}$ , a low  $\overline{OE}$  and a high  $\overline{WE}$ .
  2.  $t_{CX}$  is specified from  $\overline{CS}$  or  $\overline{OE}$ , whichever occurs last.
  3.  $t_{QD}$  is specified from  $\overline{CS}$  or  $\overline{OE}$ , whichever occurs first.
  4. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  5.  $\overline{OE}$  may be allowed in a Write Cycle both high and low.
  6.  $t_{WR}$ ,  $t_{DS}$ , and  $t_{DH}$  are specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first.
  7.  $t_{OTW}$  is specified by the time when DATA OUT is floating, not defined by output level.

WRITE CYCLE NO. 1<sup>(11)(13)</sup>

WRITE CYCLE NO. 2<sup>(12)(13)</sup>

- Notes**
1. **WE** control mode
  2. **CS** control mode
  3. When I/O pins are Data output mode, don't force inverse signal to these pins.

## FUNCTION TRUTH TABLE

CS	WE	OE	Mode	Output	Power
H	X	X	Not Selected	High Z	Standby
L	L	X	Write	High Z	Active
L	H	L	Read	D <sub>OUT</sub>	Active
L	H	H	Not Selected	High Z	Active

## CAPACITANCE

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Min.	Max.	Unit	Conditions
Input/Output Capacitance	C <sub>I/O</sub>		8	pF	V <sub>I/O</sub> = 0V
Input Capacitance	C <sub>IN</sub>		6	pF	V <sub>IN</sub> = 0V

Note: This parameter is periodically sampled and not 100% tested.