

OKI semiconductor

MSM28101AAS

JAPANESE-CHARACTER GENERATING 1M BIT MASK ROM (E3-S-032-32)

GENERAL DESCRIPTION

The MSM 28101AAS is a 1M Bit Mask ROM using the N-channel silicon gate MOS process which stores 3,760 characters of numeric characters, Japanese cursive and square syllabarys, JIS 1st standard Japanese-characters, etc., in one chip.


Because of its large capacity, Japanese-character pattern of 3,760 characters can be generated with only one chip. Furthermore, since the dot matrix character form of 18 lines x 16 strings is available from the data out pin by only inputting the JIS Japanese-character code into the address pin, the MSM28101AAS is efficient and optimum for constituting the Japanese-character terminal.

The power supply voltage is of 5 V single power supply, the input level is of TTL compatible, the data output is of 3-state output, the data valid is the output of the open collector and is packaged on the 40-pin DIP.


FEATURES

- Function 18 x 16 chinese-character font output
- Configuration Duplex configuration of cell-array using the defect permissible technique
- Storage capacity 1082880 Bits
- Number of generating characters 3,418 characters
- Storage character range Partition 0 ~ 7 and partition 16 ~ 47 of Japanese-character code system for JIS information processing
- Address input 14 Bits ($A_0 \sim A_{13}$)
- Data output 16 Bits ($D_0 \sim D_{15}$, 3-state)
- Output mode 16 Bits x 18 times transfer
- Address enable 1 each (AE)
- Data valid 1 each (\overline{DV} , open collector output)
- Clock 1 each ($\overline{\phi T}$) DC ~ 1.5MHz
- Used temperature $T_a = 0 \sim 70^\circ C$
- Access time 10 μs MAX
- Data transfer rate 22 μs /character
- Interface TTL level
- Power supply voltage 5V single power supply ($\pm 5\%$)
- Power consumption 700 mW TYP
- Package Side-brazed 40-pin DIP
- Memory cell Multi-gate ROM

This specification is subject to change without notice



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Conditions	Value	Unit
Power Supply Voltage	V _{CC}	Respect to V _{SS}	-0.5 ~ 7 •	V
Input Terminal Voltage	V _{IN}	Respect to V _{SS}	-0.5 ~ 7	V
Output Terminal Voltage	V _{OUT}	Respect to V _{SS}	-0.5 ~ 7	V
Power Dissipation	P _D		2	W
Operating Temperature	T _{OPR}		0 ~ 70	°C
Storage Temperature	T _{STG}		-35 ~ 125	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Specification value			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	V _{CC}	5V ± 5%	4.75	5	5.25	V
Power Supply Voltage	V _{SS}		0	0	0	V
Input Signal Level	V _{IH}	Respect to V _{SS}	2.0	5	6	V
	V _{IL}	Respect to V _{SS}	-0.5	0	0.8	V
Operating Temperature	T _{OPR}		0		70	°C

DC CHARACTERISTICS(V_{CC} = 5V ±5%, T_a = 0°C to +70°C)


Parameter	Symbol	Conditions	Specification value			Unit
			Min.	Typ.	Max.	
Output Signal Level	V _{OH}	I _{OH} =-0.2 mA	2.4		V _{CC}	V
	V _{OL}	I _{OL} =1.6 mA			0.4	V
Input Leakage Current	I _{LI}	V _{IN} =0 ~ V _{CC}	-10		10	μA
Output Leakage Current	I _{LO}	V _{OUT} =0 ~ V _{CC} V _{AE} =0.8V	-10		10	μA
Average Power Supply Current	I _{CCA}	t _{RC} =22μs t _C =650 ms t _{AR} =300 ns			170	mA
Steady State Power Supply Current	I _{CCS}	V _{AE} =0.8V			170	mA

AC CHARACTERISTICS**TIMING CONDITIONS**

Parameter	Conditions
Input Signal Level	V _{IH} = 2.0V, V _{IL} = 0.8V
Input Rising, Falling Time	t _r = t _f = 15 ns
Input Timing Level	1.5V
Loading Condition	C _L = 50 pF, 1 TTL Gate

READ CYCLE(V_{CC} = 5V ±5%, T_a = 0°C to +70°C)

Parameter	Symbol	Conditions	Specification Value			Unit
			Min.	Typ.	Max.	
Read Cycle Time	t _{RC}		22			μS
Address Setting Time	t _{AS}		0			ns
AE Pulse Width	t _{AE}		300			ns
Address Retaining Time	t _{AH}		100			ns
DV Access Time	t _{VVA}				10	μS
DV Delay Time	t _{VVD}				150	ns
DV Retaining Time	t _{VH}				100	ns
φ _T Pulse Width	t _H		200			ns
φ _T Delay Time	t _L		450			ns
Output Retaining Time	t _{DH}		50			ns
AE Setting Time	t _{AES}		0			ns



- (Note 1) \bar{DV} is determined by the falling of ϕ_r .
- (Note 2) \bar{DV} changes with the falling of ϕ_r .
- (Note 3) ϕ_r and Dn DATA are repeated 18 times during \bar{DV} is Low.
- (Note 4) The Dn timing levels are 2.0 V and 0.8 V.
- (Note 5) Sometimes it will not normally operate unless input is made at least once with AE as the dummy after input of power supply.
- (Note 6) DV is an open collector output and Dn is a 3-stage output.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)



Parameter	Symbol	Conditions	Specification value			Unit
			Min.	Typ.	Max.	
Input Capacitance (excluding AE)	C _{IN}	V _{IN} = OV			8	pF
Input Capacitance (AE terminal)	C _{IN}	V _{IN} = OV			15	pF
Output Capacitance	C _{OUT}	V _{OUT} = OV			8	pF

FUNCTIONAL CHARACTERISTICS

Parameter	Specification	Unit	Remarks
Font Type	18 lines x 16 strings dot matrix		
Output Mode	16 bits x 18 times transfer		(Note 1)
Number of Generating characters	3418	Word	
Storage Character Range	0 ~ 7 (Non chinese-character area) 16 ~ 47 (JIS 1st standard)	Partition	(Note 2)

(Note 1) The correspondence of the 18 lines x 16 strings matrix and the data out pins are as shown in the diagram below.

Output for the character portion will be Low (V_{OL}) and the output for the background portion will be High (V_{OH}).



(Note 2) The correspondence of the 1st and 2nd bytes of JIS C 6226 and the address pins are as shown below.

JIS C 6226	Second byte							First byte						
	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_7	b_6	b_5	b_4	b_3	b_2	b_1
Address Pin	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀