

OKI semiconductor

MSM28201AAS

1M BIT MASK ROM FOR JAPANESE-CHARACTER PATTERN (E3-S-033-32)

GENERAL DESCRIPTION


The MSM28201AAS is a 1M-bit mask ROM employing an N-channel silicon gate MOS process, and with 3760 Japanese-characters (kanji conforming with JIS No. 2 standards) incorporated in single chip.

With this large capacity, 3760 Japanese-character patterns can be generated in a single chip. And by only a single input of JIS Japanese-character code via the address pin, 18-row x 16-column dot matrix character forms can be obtained from the data output pin, making this device ideal for construction of functionally versatile Japanese-character terminals.


The power supply voltage is 5V single, the input level TTL compatible, outputs are tri-state data out, and data valid is denoted by open collector. The device is mounted in a 40-pin DIP.

FEATURES

- Function 18 x 16 chinese-character font output
- Configuration Duplex configuration employing defect permissible technique
- Storage capacity 1082880 bits
- Number of generated characters 3384 characters
- Accommodation Japanese-character encoded character region partitions 48 to 87 for JIS data processing.
- Address input 14 bits (A_0 to A_{13})
- Data output 16 bits (D_0 to D_{15} , tristate)
- Output mode 16 bit x 18 transfers
- Address enable 1 (AE)
- Data valid 1 (DV, open collector output)
- Clock 1 (ϕT) DC to 1.5MHz
- Operating temperature $T_a=0^\circ C$ to $70^\circ C$
- Access time 10 μs MAX.
- Data transfer rate 22 μs /character
- Interface TTL level
- Power supply voltage 5V single ($\pm 5\%$)
- Power consumption 700 mW TYP
- Package Side-brazed 40-pin DIP
- Memory cell Multi-gate ROM



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Conditions	Value	Unit
Power Supply Voltage	V _{CC}	Respect to V _{SS}	-0.5~7	V
Input Voltage	V _I	Respect to V _{SS}	-0.5~7	V
Output Voltage	V _O	Respect to V _{SS}	-0.5~7	V
Power Dissipation	P _D		2	W
Operating Temperature	T _{OPR}		0 ~ 70	°C
Storage Temperature	T _{STG}		-35~125	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Range Value			Unit
			Min	Typ	Max	
Power Supply Voltage	V _{CC}	5 V ± 5%	4.75	5	5.25	V
Power Supply Voltage	V _{SS}		0	0	0	V
"H" Input Voltage	V _{IH}	Respect to V _{SS}	2.0	5	6	V
"L" Input Voltage	V _{IL}	Respect to V _{SS}	-0.5	0	0.8	V
Operating Temperature	T _{OPR}		0		70	°C

DC CHARACTERISTICS(V_{CC} = 5V ±5%, Ta = 0°C to +70°C)


Parameter	Symbol	Conditions	Range Value			Unit
			Min.	Typ.	Max.	
"H" Output Voltage	V _{OH}	I _{OH} = -0.2 mA	2.4		V _{CC}	V
"L" Output Voltage	V _{OL}	I _{OL} = 1.6 mA			0.4	V
Input Leakage Current	I _{LI}	V _I = 0 ~ V _{CC}	-10		10	μA
Output Leakage Current	I _{LO}	V _O = 0 ~ V _{CC} V _{AE} = 0.8V	-10		10	μA
Average Power Supply Current	I _{CCA}	t _{RC} = 22μS, t _C = 650 ns t _{AE} = 300ns			170	mA
Rated Power Supply Current	I _{CCS}	V _{AE} = 0.8V			170	mA

AC CHARACTERISTICS**TIMING CONDITIONS**

Parameter	Conditions
Input Signal Level	V _{IH} =2.0 V, V _{IL} =0.8 V
Input Rise/Fall Time	tr=tf=15ns
Input Timing Level	1.5V
Output Load	C _L =50pF, 1TTL Gate

READ CYCLE(V_{CC} = 5V ±5%, Ta = 0°C to +70°C)

Parameter	Symbol	Conditions	Specification Value			Unit
			Min.	Typ.	Max.	
Read Cycle Time	t _{RC}		22			μS
Address Setting Time	t _{AS}		0			ns
AE Pulse Width	t _{AE}		300			ns
Address Retaining Time	t _{AH}		100			ns
DV Access Time	t _{VA}				10	μS
DV Delay Time	t _{VD}				150	ns
DV Retaining Time	t _{VH}				100	ns
φ _T Pulse Width	t _H		200			ns
φ _T Delay Time	t _L		450			ns
Output Retaining Time	t _{DH}		50			ns
AE Setting Time	t _{AES}		0			ns



- Notes:**
1. DV is determined by the ϕT falling edge.
 2. DV is changed by the ϕT falling edge.
 3. ϕT and DnDATA are repeated 18 times when DV is low.
 4. Dn timing levels of 2.0V and 0.8V.
 5. Normal operation may not be possible unless there is at least one AE dummy input after the power is switched on.
 6. DV denotes open collector output, and Dn the tristate output.

INPUT/OUTPUT CAPACITANCE



(Ta=25°C, f=1 MHz)

Parameter	Symbol	Conditions	Range Value			Unit
			Min.	Typ.	Max.	
Input Capacitance (excluding AE)	C _I	V _I =0 V			15	pF
Input Capacitance (AE pin)	C _I	V _I =0 V			35	pF
Output Capacitance	C _O	V _O =0 V			10	pF

FUNCTIONAL CHARACTERISTICS

Parameter	Range	Unit	Remarks
Font Format	18-row x 16-column dot matrix		
Output Mode	16 bit x 18 transfers		(Note 1)
Number of Characters Generated	3384	Word	
Character Accommodation Region	48~87 (JIS No.2 standard)	Partition	(Note 2)

Note 1. The relation between the 18-row x 16-column matrix and the data output pins is outlined below. The output is low (V_{OL}) for the character portion, and high (V_{OH}) for the background area.



Note 2. The address pins are related to the JIS C6226 no.1 and no.2 bytes in the following way.

JIS C 6226	No.2 byte							No.1 byte						
	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁
Address Pin	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀