

# OKI semiconductor

## MSM3732 -AS/RS

### 32,768-BIT DYNAMIC RANDOM ACCESS MEMORY

#### GENERAL DESCRIPTION

The Oki MSM3732H/L is a fully decoded, dynamic NMOS random access memory organized as 32,768 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.



Multiplexed row and column address inputs permit the MSM3732 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM3732 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

#### FEATURES

- 32,768 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
  - 120 ns max (MSM3732-12)
  - 150 ns max (MSM3732-15)
  - 200 ns max (MSM3732-20)
- Cycle time,
  - 240 ns min (MSM3732-12)
  - 270 ns min (MSM3732-15)
  - 330 ns min (MSM3732-20)
- Low power: 248 mW active,
  - 28 mW max standby
- Single +5V Supply,  $\pm 10\%$  tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated"  $\overline{\text{CAS}}$
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write,  $\overline{\text{RAS}}$ -only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance




#### PIN CONFIGURATION



Pin Names	Function
$A_0 \sim A_7$	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
Din	Data Input
Dout	Data Output
$V_{CC}$	Power (+5V)
$V_{SS}$	Ground (0V)

\* Refresh Address



**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	V
Voltage on V <sub>CC</sub> supply relative to VSS	V <sub>CC</sub>	-1 to +7	V
Operating temperature	T <sub>opr</sub>	0 to 70	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°C
Power dissipation	P <sub>D</sub>	1.0	W
Short circuit output current		50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	0°C to +70°C
	V <sub>SS</sub>	0	0	0	V	
Input High Voltage, all inputs	V <sub>IH</sub>	2.4		6.5	V	
Input Low Voltage, all inputs	V <sub>IL</sub>	-1.0		0.8	V	

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
<b>OPERATING CURRENT*</b> Average power supply current (RAS, CAS cycling; t <sub>RC</sub> = min.)	I <sub>CC1</sub>		45	mA	
<b>STANDBY CURRENT</b> Power supply current (RAS = CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		5.0	mA	
<b>REFRESH CURRENT</b> Average power supply current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = min.)	I <sub>CC3</sub>		35	mA	
<b>PAGE MODE CURRENT*</b> Average power supply current (RAS = V <sub>IL</sub> , CAS cycling; t <sub>PC</sub> = min.)	I <sub>CC4</sub>		42	mA	
<b>INPUT LEAKAGE CURRENT</b> Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ 5.5V, all other pins not under test = 0V)	I <sub>LI</sub>	-10	10	μA	
<b>OUTPUT LEAKAGE CURRENT</b> (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>LO</sub>	-10	10	μA	
<b>OUTPUT LEVELS</b> Output high voltage (I <sub>OH</sub> = -5 mA) Output low voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	V V	

**Note\*:** ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## CAPACITANCE

(T<sub>a</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub> )	C <sub>IN1</sub>	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	C <sub>IN2</sub>	7	10	pF
Output Capacitance (D <sub>OUT</sub> )	C <sub>OUT</sub>	5	7	pF

Capacitance measured with Boonton Meter.


## AC CHARACTERISTICS

Notes 1, 2, 3 Under Recommended  
Operating conditions



Parameter	Symbol	Units	MSM3732-12		MSM3732-15		MSM3732-20		Note
			Min.	Max.	Min.	Max.	Min.	Max.	
Refresh period	tREF	ms		2		2		2	
Random read or write cycle time	tRC	ns	240		270		330		
Read-write cycle time	tRWC	ns	240		270		330		
Page mode cycle time	tPC	ns	150		170		225		
Access time from $\overline{\text{RAS}}$	tRAC	ns		120		150		200	4, 6
Access time from $\overline{\text{CAS}}$	tCAC	ns		80		100		135	5, 6
Output buffer turn-off delay	tOFF	ns	0	35	0	40	0	50	
Transition time	tT	ns	3	35	3	35	3	50	
$\overline{\text{RAS}}$ precharge time	tRP	ns	90		100		120		
$\overline{\text{RAS}}$ pulse width	tRAS	ns	120	10,000	150	10,000	200	10,000	
$\overline{\text{RAS}}$ hold time	tRSH	ns	80		100		135		
$\overline{\text{CAS}}$ precharge time	tCP	ns	50		60		80		
$\overline{\text{CAS}}$ pulse width	tCAS	ns	80	10,000	100	10,000	135	10,000	
$\overline{\text{CAS}}$ hold time	tCSH	ns	120		150		200		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	ns	20	40	20	50	25	65	7
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	ns	0		0		0		
Row Address set-up time	tASR	ns	0		0		0		
Row Address hold time	tRAH	ns	20		20		25		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	tCAH	ns	40		45		55		
Column Address hold time referenced to $\overline{\text{RAS}}$	tAR	ns	80		95		120		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	tRCH	ns	0		0		0		
Write command set-up time	tWCS	ns	-10		-10		-10		8
Write command hold time	tWCH	ns	40		45		55		
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	ns	80		95		120		
Write command pulse width	tWP	ns	40		45		55		
Write command to $\overline{\text{RAS}}$ lead time	tRWL	ns	40		45		55		
Write command to $\overline{\text{CAS}}$ lead time	tCWL	ns	40		45		55		
Data-in set-up time	tDS	ns	0		0		0		
Data-in hold time	tDH	ns	40		45		55		
Data-in hold time referenced to $\overline{\text{RAS}}$	tDHR	ns	80		95		120		
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tCWD	ns	50		60		80		8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	tRWD	ns	90		110		145		8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	ns	20		20		25		

- NOTES:**
- 1) An initial pause of  $100\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Examples;  $\overline{\text{RAS}}$  only) before proper device operation is achieved.
  - 2) AC measurements assume  $t_T = 5\text{ ns}$ .
  - 3)  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4) Assumes that  $t_{\text{RCD}} < t_{\text{RCD}}(\text{max.})$ .  
If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will increase by the amount that  $t_{\text{RCD}}$  exceeds the values shown.
  - 5) Assumes that  $t_{\text{RCD}} < t_{\text{RCD}}(\text{max.})$ .
  - 6) Measured with a load circuit equivalent to 2 TTL loads and  $100\text{ pF}$ .
  - 7) Operation within the  $t_{\text{RCD}}(\text{max.})$  limit insures that  $t_{\text{RAC}}(\text{max.})$  can be met.  $t_{\text{RCD}}(\text{max.})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  - 8)  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{RWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min.})$  and  $t_{\text{RWD}} > t_{\text{RWD}}(\text{min.})$  the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

## READ CYCLE TIMING




(EARLY WRITE)




## RAS ONLY REFRESH TIMING


(CAS:  $V_{IH}$ ,  $\overline{WE}$  & DIN: Don't care)




## PAGE MODE READ CYCLE



## PAGE MODE WRITE CYCLE



## HIDDEN REFRFSH



## DESCRIPTION

### Address Inputs:

A total of fifteen binary input address bits are required to decode any 1 of 32,768 storage cell locations within the MSM3732. Eight row-address bits are established on the input pins ( $A_0 \sim A_7$ ) and latched with the Row Address Strobe ( $\overline{RAS}$ ). The seven column-address bits ( $A_0$  through  $A_6$ ) are established on the input pins and latched with the Column Address Strobe ( $\overline{CAS}$ ). All input addresses must be stable on or before the falling edge of  $\overline{RAS}$ .  $\overline{CAS}$  is internally inhibited (or "gated") by  $\overline{RAS}$  to permit triggering of  $\overline{CAS}$  as soon as the Row Address Hold Time ( $t_{RAH}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

One Column Address ( $A_7$ ) has to be fixed at logic "0" (low level) for MSM3732L, and at logic "1" (high level) for MSM3732H.

### Write Enable:

The read mode or write mode is selected with the  $\overline{WE}$  input. A logic high (1) on  $\overline{WE}$  dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

### Data Input:

Data is written into the MSM3732 during a write or read-write cycle. The last falling edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In ( $D_{IN}$ ) register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ ,  $D_{IN}$  is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transition. Thus  $D_{IN}$  is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

### Data Output:

The output buffer is three-state TTL compatible with

a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until  $\overline{CAS}$  is brought low. In a read cycle, or read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max.). Data remain valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

### Page Mode:

Page-mode operation permits strobing the row-address into the MSM3732 while maintaining  $\overline{RAS}$  at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of  $\overline{RAS}$  is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

### Refresh:







Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either  $V_{IL}$  or  $V_{IH}$  is permitted for  $A_7$ .  $\overline{RAS}$  only refresh avoids any output during refresh because the output buffer is in the high impedance state unless  $\overline{CAS}$  is brought low. Strobing each of 128 row-addresses with  $\overline{RAS}$  will cause all bits in each row to be refreshed. Further  $\overline{RAS}$ -only refresh results in a substantial reduction in power dissipation.







### Hidden Refresh:







$\overline{RAS}$  ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.







Hidden Refresh is performed by holding  $\overline{CAS}$  as  $V_{IL}$  from a previous memory read cycle.

TYPICAL CHARACTERISTICS












Address Input  
v.s.  $V_{CC}$




Data Input  
v.s.  $V_{CC}$




Clock Input  
v.s.  $V_{CC}$




Address Input  
v.s.  $T_a$




Data Input  
v.s.  $T_a$



Clock Input  
v.s.  $T_a$





MSM3732 Bit MAP (Physical-Decimal) [PS-1]

