

## MSM38256ARS

32768 WORD x 8 BIT MASK ROM (E3-S-030-32)

### GENERAL DESCRIPTION

The MSM38256ARS is an N-channel silicon gate E/DMOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 6mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, OE, CS signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

### FEATURES

- 32768 words x 8 bits
- 5V single power supply
- Access time: 150 ns MAX
- Input/output TTL compatible
- 3-state output
- Power down mode
- 28-pin DIP



### PIN CONFIGURATION


(Top View)

(CS) $\overline{CS}$ (NC)	1	28	Vcc
A <sub>13</sub>	2	27	A <sub>14</sub>
A <sub>7</sub>	3	26	A <sub>13</sub>
A <sub>6</sub>	4	25	A <sub>6</sub>
A <sub>5</sub>	5	24	A <sub>9</sub>
A <sub>4</sub>	6	23	A <sub>11</sub>
A <sub>3</sub>	7	22	$\overline{OE}$
A <sub>2</sub>	8	21	A <sub>10</sub>
A <sub>1</sub>	9	20	$\overline{CE}$
A <sub>0</sub>	10	19	D <sub>7</sub>
D <sub>6</sub>	11	18	D <sub>6</sub>
D <sub>5</sub>	12	17	D <sub>5</sub>
D <sub>4</sub>	13	16	D <sub>4</sub>
Vss	14	15	D <sub>3</sub>

$\overline{CE}$  : Chip enable  
 $\overline{OE}$  : Output enable  
 (CS)  $\overline{CS}$  : Chip select  
 Vcc, Vss : Power supply voltage  
 A<sub>0</sub>~A<sub>13</sub> : Address input  
 D<sub>0</sub>~D<sub>7</sub> : Data output  
 (NC) : No Connection

**Note:**  $\overline{CS}$  active level is specified by customers.

### FUNCTIONAL BLOCK DIAGRAM





**ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	V <sub>cc</sub>	-0.5 to 7	V	Respect to V <sub>SS</sub>
Input Voltage	V <sub>I</sub>	-0.5 to 7	V	
Output Voltage	V <sub>O</sub>	-0.5 to 7	V	
Operating Temperature	T <sub>opr</sub>	0 to 70	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	
Power Dissipation	PD	1.0	W	Per package

**OPERATING CONDITION AND DC CHARACTERISTICS**

Parameter	Symbol	Measuring Conditions	Rating			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	V <sub>cc</sub>		4.5	5	5.5	V
	V <sub>ss</sub>		0	0	0	V
"H" Input Signal Level	V <sub>IH</sub>		2.2	5	6	V
"L" Input Signal Level	V <sub>IL</sub>		-0.5	0	0.8	V
"H" Output Signal Level	V <sub>OH</sub>	I <sub>OH</sub> = -400 $\mu$ A	2.4		V <sub>cc</sub>	V
"L" Output Signal Level	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA			0.4	V
Input Leakage Current	I <sub>LI</sub>	V <sub>I</sub> = 0V or V <sub>cc</sub>	-10		10	$\mu$ A
Output Leakage Current	I <sub>LO</sub>	V <sub>O</sub> = 0V or V <sub>cc</sub> Chip not selected	-10		10	$\mu$ A
Power Supply Current	I <sub>cc</sub>	V <sub>cc</sub> = Max. I <sub>O</sub> = 0 mA			60	mA
	I <sub>ccs</sub>	V <sub>cc</sub> = Max.			6	mA
Peak Power On Current	I <sub>po</sub>	V <sub>cc</sub> = GND ~ V <sub>cc</sub> Min. CE = V <sub>cc</sub> or V <sub>IH</sub>			60	mA
Operating Temperature	T <sub>opr</sub>		0		70	°C
Load Capacitance	C <sub>L</sub>				100	pF
Fan Out	N	TTL Load			1	Piece

**AC CHARACTERISTICS****TIMING CONDITIONS**

Parameter	Conditions
Input Signal Level	V <sub>IH</sub> =2.4V V <sub>IL</sub> =0.6V
Input Rising, Falling Time	t <sub>r</sub> =t <sub>f</sub> =15 ns
Timing Measuring Point Voltage	Input Voltage=1.5V
	Output Voltage=0.8 & 2.0V
Loading Condition	C <sub>L</sub> =100 pF + 1 TTL




## READ CYCLE


( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0^\circ C$  to  $+70^\circ C$ )

Parameter	Symbol	Specification Value			Unit	Remarks
		Min.	Typ.	Max.		
Cycle Time	$t_c$	150			ns	
Address Access Time	$t_{AA}$			150	ns	
Chip Enable Access Time	$t_{ACE}$			150	ns	
Output Delay Time	$t_{CO}$			50	ns	
Output Setting Time	$t_{LZ}$	10			ns	
Output Disable Time	$t_{HZ}$	10		50	ns	
Output Retaining Time	$t_{OH}$	10			ns	
Power Up Time	$t_{PU}$	0			ns	
Power Down Time	$t_{PD}$			100	ns	

### 1) READ CYCLE-1<sup>(1)</sup>



### 2) READ CYCLE-2<sup>(2)</sup>





- Notes:
- (1)  $\overline{CE}$  is "L" level.
  - (2) The address is decided at the same time as or ahead of  $\overline{CE}$  "L" level.
  - (3)  $\overline{CS}$  are shown in the negative logic here, however the active level is freely selected.
  - (4)  $t_{CO}$  and  $t_{LZ}$  are determined by the later  $\overline{CE}$  "L",  $\overline{OE}$  "L" or  $\overline{CS}$  "L".  
 $t_{HZ}$  is determined by the earlier  $\overline{CE}$  "H",  $\overline{OE}$  "H" or  $\overline{CS}$  "H".  
 $t_{HZ}$  shows time until floating therefore it is not determined by the output level.

## INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	$C_I$		8	pF	$V_I=0V$
Output Capacitance	$C_O$		6	pF	$V_O=0V$