OKI semiconductor MSM38256RS

32768 WORD x 8 BIT MASK ROM (E3-S-029-32)

GENERAL DESCRIPTION

The MSM38256RS is an N-channel silicon gate MOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, CS and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 32768 words x 8 bits
- 5V single power supply
- Access time: 250 ns MAX
- Input/output TTL compatible

3-state output

Power down mode
 28-pin DIP



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Value	Unit	Conditions	
Power Supply Voltage	Vcc	-0.5 to 7	V		
Input Voltage	Vi	-0.5 to 7	V	Respect to VSS	
Output Voltage	Vo	-0.5 to 7	V		
Operating Temperature	T _{opr}	0 to 70	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		

OPERATING CONDITION AND DC CHARACTERISTICS

. .			Rating			1	
Parameter	Symbol Measuring Condition		Min.	Min. Typ. M		Unit x.	
0	V _{cc}		4.5	5	5.5	v	
Power Supply Voltage	V _{ss}		0	0	0	v	
	VIH		2	5	6	v	
Input Signal Level	VIL		-0.5	0	0.8	v	
	Voн	I _{OH} = -400 μA	2.4		Vcc	v	
Output Signal Level	VOL IOL = 2.1 mA			0.4	v		
Input Leakage Current	ILI	VI = 0V or V _{CC}	-10		10	μA	
Output Leakage Current	ILO	V _O = 0V or Vcc Chip not selected	-10		10	μA	
Deven Constantin Constant	lcc	Vcc = Max. I _O = 0 mA			120	mA	
Power Supply Current	lccs	Vcc = Max.			30	mA	
Peak Power ON Current	Ipo	Vcc = GND ~ Vcc Min. CE = V _{CC} or V _{IH}			60	mA	
Operating Temperature	Topr		0		70	°C	

AC CHARACTERISTICS

TIMING CONDITIONS

Parameter	Conditions		
Input Signal Level	VIH=2.4V VIL=0.6V		
Input Rising, Falling Time	tr=tf=15 ns		
Timing Mag. 1 - D - L - M - L	Input Voltage=1.5V		
Timing Measuring Point Voltage	Output Voltage=0.8 & 2.0V		
Loading Condition	CL=100 pF + 1 TTL		

■ MASK ROM · MSM38256RS ■-

READ CYCLE

Parameter		Specification Value				
	Symbol	Min.	Тур.	Max.	Unit	Remarks
Cycle Time	tc	250			ns	
Address Access Time	tAA			250	ns	
Chip Enable Access Time	tACE			250	ns	
Output Delay Time	tco			100	ns	
Output Setting Time	tLZ	10			ns	
Output Disable Time	tHZ	10		100	ns	
Output Retaining Time	тон	10	-		ns	
Power Up Time	tPU	0			ns	
Power Down Time	tPD		1	100	ns	

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C to +70^{\circ}C)$

1) READ CYCLE-1⁽¹⁾



2) READ CYCLE-2⁽²⁾



Notes: (1) CE is "L" level.

- (2) The address is decided at the same time as or ahead of CE "L" level.
- (3) OE and CS are shown in the negative logic here, however the active level is freely selected.
- t_{CO} and t_LZ are determined by the later CE "L", OE "L" or CS "L".
 t_{HZ} is determined by the earlier CE "H", OE "H" or CS "H".
 t_{HZ} shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	CI		8	pF	V _l =0V
Output Capacitance	CO		10	pF	V _O =0V