

MSM5055

CMOS 4 BIT SINGLE CHIP VERY LOW POWER MICROCONTROLLER WITH LCD DRIVER

GENERAL DESCRIPTION


The OKI MSM5055 is a low-power, high-performance single-chip microcontroller employing complementary metal oxide semiconductor technology. Integrated onto a single chip are 4 bits of ALU, 25K bits of mask programmable ROM, 384 bits of data RAM, crystal oscillator, voltage doubler, timer, LCD driver, input port, output port and interface circuit for voice LSI (MSM6212).

The MSM5055 is widely used in electronic products requiring low power operation, for example, multi-functioned watches, voice synthesizer watches and games.

FEATURES


- Low Power Consumption 3 μ A Typical
- 1792 \times 14 Internal ROM
- 96 \times 4 Internal RAM
- 4 \times 2 Input Port
- 4 \times 1 Output Port
- 4 \times 4 Key Matrix Input (K1~K4, M1~M4)
- 60 LCD Driver
(1/2 Duty, 1/2 Bias, 120 Segment)
- 42 Instructions
- 1.5 V or 3 V Operating Voltage
(Masking Option)
- 32.768 kHz Crystal Oscillator
- 122.1 μ S Instruction Cycle
- -20 to 75°C Operating Temperature
- 94 pad die

FUNCTIONAL BLOCK DIAGRAM



LOGIC SYMBOL

CHIP PAD LAYOUT



PIN DESCRIPTION

Designation	Function
V _{DD}	Circuit ground potential
V _{SS1}	Power source (−1.5 V)
V _{SS2}	Power source for LCD driver (−3.0 V) This terminal is connected to V _{DD} terminal through a 0.1 μF capacitor.
V _{EE}	Power source for internal logic (−1.5 to −3.0 V) This terminal is connected to V _{DD} terminal through a 0.1 μF capacitor.
V _{CP} , V _{CM}	Booster capacitor connection terminals V _{CP} terminal is connected to V _{CM} terminal through a 0.1 μF capacitor.
XT, $\overline{\text{XT}}$	Input and output terminals of oscillator inverter, 32.768 kHz crystal is connected to these terminals.
T1 ~ T5	Terminals to test internal logic, T1 ~ T3 and T5 are pulled down to V _{SS1} . T4 is output. Test pins must be normally open.
AC	Terminal to clear internal logic pulled down to V _{SS1} . After power is turned on, the MSM5055 must be reset by this terminal.
BD	Buzzer output
LD	Lamp output
LO	Load data terminal of M ₁ to M ₄
AC2	Reset terminal for external circuit
XT OUT	Clock output for external circuit

FUNCTIONAL DESCRIPTION

A block diagram of the MSM5055 is given on page 104. Each block of logic will be briefly discussed. For more information, please refer to the MSM5055 user's manual.

Program ROM

The MSM5055 addresses up to 1 K word of internal mask programmable ROM. Each word consists of 14 bits, and all instructions are one word. The instructions are routed to a programmed logic array which generates the signals necessary for control of logic.

Data RAM

Data is organized in 4-bit nibbles. Internal data RAM consists of 62 nibbles.

The RAM is addressed by page address and column address. Normally page address is specified by the page register, but direct addressing is available in Page 0.

Column address is directly addressed by the operand of various instructions.

ALU

The ALU performs 4-bit parallel operation of RAM and ACC contents, or RAM contents and an immediate digit. It sets or resets the flags (Z, C) depending on the condition.

Program Counter (PC)

The program counter is 10 bits wide and specifies the address of the program ROM.

The PC is incremented by one at every execution of the instruction, and then specifies the next instruction to be executed. However, the contents of the PC are rewritten by the execution of the Jump or Branch instruction.

There is no boundary in the ROM, so the Jump or Branch instruction can be put anywhere in the ROM.

Input/Output Port

Input Port (S1 ~ S4)

The input port (S1 ~ S4) is a 4-bit parallel input port. Each pin of the port is pulled down to V_{SS1} by an internal resistor, and the status of the port is fetched by the SWITCH instruction.

Input Port (K1 ~ K4)

The input port (K1 ~ K2) is a 2-bit parallel input port. Each pin of the port is pulled down to V_{SS1} by an internal resistor, and the status of the port is fetched by the KSWITCH instruction.

Output Port (M1 ~ M4)

The output port (M1 ~ M4) is a 4-bit parallel output port. This port consists of data latches and buffers, and the contents of the data latches are rewritten by a matrix instruction.

Display Function

The MSM5055 is provided with a segment output terminal which can directly drive a 1/2 bias, 1/2 duty LCD, and the common drive output terminal COM1 and COM2. The segment drive circuit consists of the display data latch, multiplexer and driver. If the data is sent to the display data latch with a display instruction, the LCD drive waveform is output to the segment drive output terminal.

Time Base

The time base of the CPU is provided by connecting a 32.768 kHz crystal to the XT and XT pins. One machine cycle is 122.1 μ s.

A hardware divider of up to 1 Hz is provided, enabling programs to implement a clock function by counting signals between 32 and 1 Hz.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage 1	$V_{DD} - V_{SS1}$	$T_a = 25^\circ\text{C}$	-0.3 to +2.0	V
Supply Voltage 2	$V_{DD} - V_{SS2}$	$T_a = 25^\circ\text{C}$	-0.3 to +4.0	V
Supply Voltage 3	$V_{DD} - V_{EE}$	$T_a = 25^\circ\text{C}$	-0.3 to +4.0	V
Input Voltage	V_{IN1}	$T_a = 25^\circ\text{C}$	$V_{SS1} - 0.3$ to +0.3	V
Storage Temperature	T_{stg}		-55 to 125	$^\circ\text{C}$

OPERATING CONDITIONS


Parameter	Symbol	Limits	Unit
Operating Voltage	$V_{DD} - V_{SS1}$	1.25 to 1.65	V
Operating Temperature	T_{opr}	-20 to 75	$^\circ\text{C}$

DC CHARACTERISTICS

($V_{DD} = 0\text{V}$, V_{SS1} , $V_{EE} = -1.55\text{V}$, $V_{SS2} = -3.0\text{V}$, $C_I = 30\text{k}\Omega$, $T_a = 25^\circ\text{C}$)


Parameter	Symbol	Conditions	Limits			Unit	
			Min.	Typ.	Max.		
Power supply current	I _{DD}		—	3.0	—	μA	
Oscillation start voltage	−V _{OSC}	Within 5 seconds V _{SS1} terminal	1.45	—	—	V	
Output current 1 COM	I _{OH1}	V _{OH1} = −0.2V	−4	—	—	μA	
	I _{OM1}	V _{OM1} = V _{SS1} ± 0.2V	4/−4	—	—		
	I _{OL1}	V _{OL1} = −2.8V	4	—	—		
Output current 2 SEGMENT	I _{OH2}	V _{OH2} = −0.2V	−0.4	—	—	μA	
	I _{OL2}	V _{OL2} = −2.8V	0.4	—	—		
Output current 3 AC2 LOAD, XTOUT	I _{OH3}	V _{OH3} = −0.5V	−10	—	—	μA	
	I _{OL3}	V _{OL3} = −1.05V	10	—	—		
Output current 4 M1 ~ M4	I _{OH4}	V _{OH4} = −0.5V	−100	—	—	μA	
	I _{OL4}	V _{OL4} = −1.0V	1.5	—	12.7		
Output current 5 LD	I _{OH5}	V _{OH5} = −0.55V	V _{SS1} = −1.25V V _{EE} = −2.4V V _{SS2} = −2.4V	−21.6	—	−83	μA
	I _{OL5}	V _{OL5} = −1.15V		1	—	—	
Output current 5 BD	I _{OH6}	V _{OH6} = −0.4V	V _{SS1} = V _{EE} = −1.25V V _{SS2} = −2.4V	−50	—	—	μA
	I _{OL6}	V _{OL6} = −0.8V		—	5	—	
Input current 1 S ₁ ~ S ₄	I _{IH1}	V _{IH1} = 0V	1	10	50	μA	
	I _{IL1}	V _{IL1} = −1.55V	—	—	−0.2		
Input current 2 K ₁ ~ K ₄	I _{IH2}	V _{IH2} = 0V	2.5	6	12	μA	
	I _{IL2}	V _{IL2} = −1.55V	—	—	−0.2		
Oscillator built-in capacitor	CD		—	20	—	pF	

MEASURING CIRCUIT



C1, C2, C3 : 0.1 μ F
C4 : 30 pF
X-tal : 32.768 kHz

TYPICAL APPLICATION



C1 : 5 ~ 35pF
C2, C3, C4 : 0.1 μ F
B : 1.5V
L : 20mH

DESCRIPTION OF INSTRUCTIONS

	Mnemonic	Instruction Code														Operation	
		13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Arithmetic operation	ADD ACC, AP	0	0				P	0	1	0	0			A	$AP \leftarrow (AP) + (ACC)$		
	ADD #D, AP	0	1	1	0	0	P			D				A	$AP \leftarrow (AP) + D$		
	SUB ACC, AP	0	0			0	1	P	0	1	0	0		A	$AP \leftarrow (AP) - (ACC)$		
	SUB #D, AP	0	1	1	0	1	P			D				A	$AP \leftarrow (AP) - D$		
	ADJUST N, AP	1	1	0	0	0	P			$\bar{N} + 1$				A	$AP \leftarrow N \text{ adjust } \{(AP)\}$		
	CMP ACC, AP	0	0			0	1	P	1	1	1	0		A	$(AP) - (ACC)$		
	CMP #D, AP	0	1	0	1	1	P			D				A	$(AP) - D$		
	INC AP	0	1	1	0	0	P		0	0	0	1		A	$AP \leftarrow (AP) + 1$		
	DEC AP	0	1	1	0	1	P		0	0	0	1		A	$A \leftarrow (AP) - 1$		
	XOR ACC, AP	0	0			0	0	P	0	1	1	1		A	$AP \leftarrow (AP) \vee (ACC)$		
	XOR #D, AP	0	1	1	1	1	P			D				A	$AP \leftarrow (AP) \vee D$		
Bit operation	BIT ACC, AP	0	0			0	0	P	1	1	1	0		A	$(AP) \vee (ACC)$		
	BIT #D, AP	0	1	0	1	0	P			D				A	$(AP) \vee \bar{D}$		
	BIS ACC, AP	0	0			0	0	P	0	1	1	0		A	$AP \vee (ACC)$		
	BIS #D, AP	0	1	0	0	0	P			D				A	$(AP) \vee D$		
	BIC ACC, AP	0	0			0	0	P	0	1	1	0		A	$AP \wedge (ACC)$		
	BIC #D, AP	0	1	0	0	1	P			D				A	$AP \wedge \bar{D}$		
Shift	ASR AP	0	0			0	0	P	0	0	1	1		A	$\lfloor (C) \quad 0 \rightarrow (AP) \rfloor$		
	ASL AP	0	0			0	0	P	0	0	1	1		A	$(C) \leftarrow (AP) \rightarrow 0$		
Flag operation	CLZ	0	0			0	0	0	0	1	0	1	0	0	0	0	$Z \leftarrow 0$
	CLC	0	0			0	0	0	0	1	0	0	1	0	0	0	$C \leftarrow 0$
	CLA	0	0			0	0	0	0	1	0	1	1	0	0	0	$Z \leftarrow 0, C \leftarrow 0$
	SEZ	0	0			0	0	1	0	1	0	1	0	0	0	0	$Z \leftarrow 1$
	SEC	0	0			0	0	1	0	1	0	0	1	0	0	0	$C \leftarrow 1$
	SEA	0	0			0	0	1	0	1	0	1	1	0	0	0	$Z \leftarrow 1, C \leftarrow 1$
Data transfer	MOV ACC, AP	1	1	1	1	0	P		0	0	0	0		A	$AP \leftarrow (ACC)$		
	MOV ACC, AX	1	1	1	1	0	0		0		X			A	$AX \leftarrow (ACC)$		
	MOV #D, AP	0	1	1	1	0	P			D				A	$AP \leftarrow D$		
	MOV AP, ACC	1	1	1	1	1	P		0	0	0	0		A	$ACC \leftarrow (AP)$		
	MOV AX, ACC	1	1	1	1	1	0		0		X			A	$ACC \leftarrow (AX)$		
Jump	JMP adrs	1	0			0	$a_{10} a_9 a_8$	$a_7 a_6 a_5 a_4$	$a_3 a_2 a_1 a_0$							$PC \leftarrow \text{adrs}$	
	JMP @AP	0	0			0	0	0	P	1	1	0	1		A	$PC \leftarrow (PC) + (AP) + 1$	
	JMPIO @AP	0	0			0	0	1	P	1	1	0	1		A	$PC \leftarrow (PC) + \{(AP) \wedge 7H\} + 1$	
	BEQ +n BZE +n	0	0			0	1	1	0	0	1	0	n_4	$n_3 n_2 n_1 n_0$		$PC \leftarrow (PC) + n + 1, \text{ if } Z = 1$	

DESCRIPTION OF INSTRUCTIONS (CONT.)

[illegible]