# **OKI** semiconductor MSM51257RS/JS

32,768-WORD x 8-BIT CMOS STATIC RAM

## **GENERAL DESCRIPTION**

The MSM51257RS/JS is a 32768-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM51257RS/JS is also a CMOS silicon gate device which requires very low power during standby (standby current of 1mA) when there is no chip selection.  $\overline{CS}$  and  $\overline{OE}$  signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

## FEATURES

- Single 5V Supply
- 0° C ~ 70° C
- Low Power Dissipation
   Standby; 5.5 mW MAX
   Operation; 385mW MAX
- High Speed (Equal Access and Cycle Time) 85-120 ns MAX
- Direct TTL Compatible. (Input and Output)

relininary

- 3-State Output
- 28-pin DIP PKG
- 32-pin PLCC





#### ■ STATIC RAM · MSM51257RS/JS ■-----

# TRUTH TABLE

Mode	CS	WE	OE	I/O Operation		
Standby	н	×	x	High Z		
	L	н	н	High Z		
Read	L	н	L	POUT		
Wreite	L	L	×	DIN		

X : H or L

## ABSOLUTE MAXIMUM RATINGS

Rating         Symbol           Supply Voltage         V <sub>CC</sub> Input Voltage         VIN		Value	Unit	Conditions Respect to GND	
		-0.3 to 7.0	V		
		-0.3 to V <sub>CC</sub> + 0.3	v		
Operating Temperature	Topr	0 to 70	°C		
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C		
Power Dissipation	PD	1.0	w	Ta = 25° C	

# **RECOMMENDED OPERATING CONDITION**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Supply Voltage	Vcc	4.5	5	5.5	v	5V ± 10%	
	V <sub>SS</sub>		0		v		
Input Voltage	⊻ін	2.2		V <sub>CC</sub> + 0.3	v	5V ± 10%	
	∨ا∟	-0.3		0.8	v	- 5 <b>v</b> ± 10%	
Output Load	CL			100	pF		
	TTL			1		1	

## DC CHARACTERISTICS

(V <sub>CC</sub> = 5V	′ ±10%,	Ta =	0°C	to +70°C)
-----------------------	---------	------	-----	-----------

Paramter	Sumbal		MSM5125	57		<b>T</b> . O
Paramter	ter Symbol Min. Typ. Max. Unit		Test Condition			
Input Leakage Current	1,1	-1		1	μА	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output Leakage Current	١LO	-1		1	μА	$ \frac{CS}{OE} = V_{IH} \text{ or} $ $ \frac{OE}{OE} = V_{IH} $ $ V_{I/O} = 0 \text{ to } V_{CC} $
Output	∨он	2.4			v	I <sub>OH</sub> = -1 mA
Voltage	VOL			0.4	v	I <sub>OL</sub> = 2.1 mA
Standby Supply	ICCS		0.02	1	mA	$ \overline{CS} \ge V_{CC} - 0.2V V_{IN} = 0 to V_{CC} $
Current	ICCS1			3	mA	CS = V <sub>IH</sub> t <sub>cyc</sub> = Min, cycle
Operating Supply Current	ICCA			70	mA	MIN CYCLE

# AC CHARACTERISTICS

# **Test Condition**

Parameter	Conditions	
Input Pulse Level	VIH = 2.4V, VIL = 0.6V	
Input Rise and Fall Times	5ns	
Input and Output Timing Reference Level	1.5V	
Output Load	CL=100 pF, 1 TTL Gate	

# READ CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

-	Combal	MSM51257-85		MSM51257-10		MSM51257-12		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	<sup>t</sup> RC	85		100		120		ns
Address Access Time	tAC		85		100		120	ns
Chip Enable Access Time	tCO		85		100		120	ns
Output Enable to Output Valid	tOE		45		50		60	ns
Chip Selection to Output Active	tCX	10		10		10		ns
Output Hold Time From Address Change	<sup>t</sup> OHA	5		10		10		ns
Output 3-state from Deselection	tOTD	0	30	0	35	0	40	ns
Output Enable to Output Active	tox	5		5	1	5		ns

## READ CYCLE



### WRITE CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	Symbol	MSM51257-85		MSM51257-10		MSM51257-12		
Item		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	85		100		120		ns
Address to Write Setup Time	tAS	0		0		0		ns
Write Time	tw	65		75		90		ns
Write Recovery Time	tWR	5		10		10		ns
Data Setup Time	tDS	35		40		50		ns
Data Hold from Write Time	<sup>t</sup> DH	0		0		0		ns
Output 3-State from Write	тоти	0	30	0	35	0	40	ns
Chip Selection to End of Write	tCW	75		90		100		ns
Address Valid to End of Write	tAW	75		90		100		ns
Output Active from End of Write	twx	5		5		15	1	ns

Notes: 1. A Write Cycle occurs during the overlap of a low CS, and a low WE.

2. OE may be both high and low in a Write Cycle.

3. tAS is specified from CS or WE, whichever occurs last.

4. tw is an overlap time of a low CS, and a low WE.

5. tWR, tDS and tDH are specified from CS or WE, whichever occurs first.

6. torw is specified by the time when DATA OUT is floating, not defined by output level.

7. When I/O pins are Data output mode, don't force inverse signal to those pins.

## WRITE CYCLE



## CAPACITANCE

(Ta = 25°C, f = 1MHz)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C <sub>I/O</sub>			8	pF
Input Capacitance	CIN			6	pF

Note: This parameter is periodically sampled and not 100% tested.