

OKI semiconductor

MSM5128-20GSK

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-013-32)

GENERAL DESCRIPTION

The MSM5128GS is a 2048-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5128GS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of $50\mu A$) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.


A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range $T_a = -40^\circ C$ to $+85^\circ C$
- Low Power Dissipation
 - Standby: $1.0 \mu A$ MAX $T_a = 25^\circ C$
 - $10 \mu A$ MAX $T_a = 60^\circ C$
 - $50 \mu A$ MAX $T_a = 85^\circ C$
- High Speed (Equal Access and Cycle Time)
MSM5128-20; 200 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- 24 Pin Flat PKG


Operation: 200 mW TYP

PIN CONFIGURATION (Top View)



A₀~A₁₀: Address INPUTS
I/O₁~I/O₈: Data Input/Output
CS: Chip Select
WE: Write Enable
OE: Output Enable
VCC, VSS: Supply Voltage

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Mode	CS	WE	OE	I/O Operation
Standby	H	X	X	High Z
Read	L	H	H	High Z
	L	H	L	D _{OUT}
Write	L	L	X	D _{IN}

X : H or L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	V _{CC}	-0.3 to 7.0	V	Respect to GND
Input Voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V	
Operating Temperature	T _{opr}	-40 to 85	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	
Power Dissipation	P _D	1.0	W	T _a = 25°C

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V _{CC}	4.5	5	5.5	V	5V ± 10%
	V _{SS}		0		V	
Data Retention Voltage	V _{CCH}	2	5	5.5	V	
Input Voltage	V _{IH}	2.2		V _{CC} + 0.3	V	5V ± 10%
	V _{IL}	-0.3		0.8	V	
Output Load	C _L			100	pF	
	TTL			1		

DC CHARACTERISTICS(V_{CC} = 5V ± 10%, T_a = -40°C to +85°C)

Parameter	Symbol	MSM5128-20			Unit	Test Condition
		Min.	Typ.	Max.		
Input Leakage Current	I _{LI}	-1		1	μA	V _{IN} = 0 to V _{CC}
Output Leakage Current	I _{LO}	-1		1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ V _{I/O} = 0 to V _{CC}
	V _{OH}	2.4			V	I _{OH} = -1 mA
Output Voltage	V _{OL}			0.4	V	I _{OL} = 2.1 mA
Standby Supply Current	I _{CCS}	T _a			μA	$\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} = 0 to V _{CC}
		25°C	0.1	1.0		
		60°C		10		
		85°C		50		
Operating Supply Current	I _{CCA}	I _{CCS1}	0.3	1	mA	$\overline{CS} = V_{IH}$ t _{cyc} = Min. cycle
			35	50	mA	Min. cycle
			35	60	mA	


AC CHARACTERISTICS**Test Condition**

Parameter	Conditions
Input Pulse Level	V _{IH} =2.2V, V _{IL} =0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L =100 pF, 1 TTL Gate

READ CYCLE(V_{CC} = 5V ± 10%, T_a = -40°C to +85°C)

Parameter	Symbol	MSM5128-20		Unit
		Min.	Max.	
Read Cycle Time	t _{RC}	200		ns
Address Access Time	t _{AC}		200	ns
Chip Select Access Time	t _{CO}		200	ns
Output Enable to Output Valid	t _{OE}		120	ns
Chip Selection to Output Active	t _{CX}	20		ns
Output Hold Time from Address Change	t _{OHA}	20		ns
Output 3-state from Deselection	t _{OTD}	0	60	ns

READ CYCLE



- Notes:**
1. A Read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high WE .
 2. t_{CX} is specified from \overline{CS} or \overline{OE} , whichever occurs last.
 3. t_{OTD} is specified from \overline{CS} or \overline{OE} , whichever occurs first.
 4. t_{OHA} and t_{OTD} are specified by the time when DATA OUT is floating.


WRITE CYCLE

($V_{cc} = 5V \pm 10\%$, $T_a = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	MSM5128-20		Unit
		Min.	Max.	
Write Cycle Time	t_{WC}	200		ns
Address to Write Setup Time	t_{AS}	20		ns
Write Time	t_W	120		ns
Write Recovery Time	t_{WR}	20		ns
Data Setup Time	t_{DS}	80		ns
Data Hold from Write Time	t_{DH}	10		ns
Output 3-State from Write	t_{OTW}		60	ns


- Notes:**
1. A Write Cycle occurs during the overlap of a low \overline{CS} and a low WE .
 2. \overline{OE} may be both high and low in a Write Cycle.
 3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last.
 4. t_W is an overlap time of a low \overline{CS} and a low WE .
 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 6. t_{OTW} is specified by the time when DATA OUT is floating, not defined by output level.
 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

WRITE CYCLE

LOW V_{CC} DATA RETENTION CHARACTERISTICS

($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V_{CC} for Data Retention	V_{CCH}	2			V	$V_{IN} = 0\text{V}$ to V_{CC} , $\bar{CS} = V_{CC}$
Data Retention Current	I_{CCH}		0.05	20	μA	$V_{CC} = 2\text{V}$ $\bar{CS} = V_{CC}$ $V_{IN} = 0\text{V}$ to V_{CC}
\bar{CS} to Data Retention Time	t_{SU}	0			ns	
Operation Recovery Time	t_R	t_{RC}			ns	



CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	C _{IN}			6	pF

Note: This parameter is periodically sampled and not 100% tested.