

# MSM5188US

16,384-WORD × 4-BIT HIGH SPEED STATIC CMOS RAM


## GENERAL DESCRIPTION

The MSM5188 is a static CMOS RAM organized as 16384 words by 4 bits. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary which makes this device very easy to use.


The MSM5188 is offered in a 22-pin slim package.

## FEATURES

- Single 5V supply ( $\pm 10\%$ )
- Completely static operation
- Operating temperature range  $T_a = 0$  to  $70^\circ\text{C}$
- Low power dissipation
  - Standby ..... 11 mW MAX
  - Operation ..... 605 mW MAX
- Access time 45/55/70 ns MAX
- Direct TTL compatible (Input and output)
- 3-State output
- 22 pin DIP PKG (300 mil width)




## PIN CONFIGURATION



Pin Names	Function
A <sub>0</sub> to A <sub>6</sub>	Address input
I/O <sub>1</sub> to I/O <sub>4</sub>	Data input/output
CS	Chip Select
WE	Write Enable
V <sub>CC</sub> , V <sub>SS</sub>	Supply Voltage

## FUNCTIONAL BLOCK DIAGRAM



**ELECTRICAL CHARACTERISTICS****ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Condition	Value	Unit
Supply Voltage	V <sub>CC</sub>	Ta = 25°C Respect to V <sub>SS</sub>	-0.3 to 7.0	V
Input Voltage	V <sub>IN</sub>		-0.3 to 7.0	V
Power Dissipation	PD	Ta = 25°C	1.0	W
Operating Temperature	T <sub>OPR</sub>	—	0 to +70	°C
Storage Temperature	T <sub>STG</sub>	—	-55 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	—	4.5	5.0	5.5	V
"H" Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> = 5V ± 10%	2.2	—	V <sub>CC</sub> + 0.3	V
"L" Input Voltage	V <sub>IL</sub>		-0.3	—	0.8	V
Output Load	CL	—	—	—	30	pF
	N	TTL Load	—	—	1	

\* When pulse width is equal to or smaller than 20 ns, V<sub>IH</sub> max = V<sub>CC</sub> + 1.0V, V<sub>IL</sub> min = -1.0V.

**DC CHARACTERISTICS**(V<sub>CC</sub> = 5V ± 10%, Ta = 0°C to 70°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>I</sub> = 0 to V <sub>CC</sub>	-1		1	µA
Output Leakage Current	I <sub>LO</sub>	CS = V <sub>IH</sub> VI/O = 0 to V <sub>CC</sub>	-1		1	µA
"H" Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	2.4			V
"L" Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA			0.4	V
Standby Supply Current	I <sub>CCS</sub>	CS ≥ V <sub>CC</sub> - 0.2V VIN ≤ 0.2V OR VIN ≥ V <sub>CC</sub> - 0.2V			2	mA
	I <sub>CCS1</sub>	CS = V <sub>IH</sub> T <sub>CYC</sub> = min cycle			18	mA
Operating Supply Current	I <sub>CCA</sub>	Min cycle			110	mA

**CAPACITANCE**  
(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Capacitance	C <sub>I</sub>	V <sub>I</sub> = 0V		6	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V		8	pF

**AC CHARACTERISTICS TEST CONDITIONS**

Parameter	Conditions
Input Pulse Level	V <sub>IH</sub> = 3.0V, V <sub>IL</sub> = 0V
Input Rise and Fall Times	5 ns
Input/Output Timing Reference Level	1.5V
Output Load	CL = 30 pF, 1 TTL GATE

**READ CYCLE**

(V<sub>CC</sub> = 5V ± 10%, Ta = 0°C to 70°C)

Parameter	Symbol	5188-45		5188-55		5188-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	T <sub>RC</sub>		45		55		70	ns
Address Access Time	T <sub>AC</sub>		45		55		70	ns
Chip Select Access Time	T <sub>CO</sub>		45		55		70	ns
Chip Selection to Output Active	T <sub>CX</sub>	5		5		5		ns
Output Hold Time from Address Change	T <sub>TOHA</sub>	5		5		5		ns
Output 3-state from Deselection	T <sub>TOD</sub>	0	25	0	30	0	30	ns
Chip Selection to Power up Time	T <sub>PU</sub>	0		0		0		ns
Chip Deselection to Power Down Time	T <sub>PD</sub>	0	45	0	55	0	70	ns

- Notes:**
1. Read Condition: During the overlap of a low CS and a high WE.
  2. T<sub>CX</sub> and T<sub>TOD</sub> are measured ±200 mV from steady state voltage with specified loading in Figure 2.





Figure 1 Output Load




Note: CL includes scope and jig.


Figure 2 Output Load

**WRITE CYCLE**(V<sub>CC</sub> = 5V ± 10%, Ta = 0°C to 70°C)


Parameter	Symbol	5188-45		5188-55		5188-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	T <sub>WC</sub>	45		55		70		ns
Chip Selection to End of Write	T <sub>CW</sub>	40		45		55		ns
Address Valid to End of Write	T <sub>AW</sub>	40		45		55		ns
Address to Write Setup Time	T <sub>AS</sub>	0		0		0		ns
Write Time	T <sub>W</sub>	30		35		40		ns
Write Recovery Time	T <sub>WR</sub>	5		10		10		ns
Data Setup Time	T <sub>DS</sub>	25		25		30		ns
Data Hold from Write Time	T <sub>DH</sub>	0		0		0		ns
Output 3-state from Write	T <sub>OTW</sub>	0	25	0	25	0	30	ns
Output Active from End of Write	T <sub>O</sub> W	0		0		0		ns

- Notes:**
1. Write condition: During the overlap of a low CS and a low WE.
  2. T<sub>AS</sub> is specified from a low CS or a low WE, whichever occurs last after the address is set.
  3. T<sub>W</sub> is an overlap time of a low CS and a low WE.
  4. T<sub>WR</sub>, T<sub>DS</sub> and T<sub>DH</sub> are specified from a high CS or a high WE, whichever occurs first.
  5. T<sub>OTW</sub> and T<sub>O</sub>W are measured ±200 mV from steady state voltage with specified loading in Figure 2.
  6. When I/O pins are Data output mode, don't force inverse input signals to those pins.

**READ CYCLE TIMING 1**

**READ CYCLE TIMING 2****WRITE CYCLE TIMING 1**

(WE Control)

**WRITE CYCLE TIMING 2**

(CS Control)

