OKI semiconductor MSM5205

ADPCM SPEECH SYNTHESIS IC

GENERAL DESCRIPTION

The MSM5205 is a speech synthesis integrated circuit which accepts Adaptive Differential Pulse Code Modulation (ADPCM) data. The circuit consists of synthesis stage which expands the 3- or 4-bit ADPCM data to 12-bit Pulse Code Modulation (PCM) data and a D/A stage which reproduces analog signals from the PCM data.

The MSM5205 is fabricated using Oki's advanced CMOS process which enables low power consumption. The single power supply requirement and its availability in 18-pin molded DIP allow the MSM5205 to be ideally suited for various applications.

FEATURES

- 3 or 4 bit ADPCM system
- 12 to 32 kb/sec with INT VCK
- On-chip 10-bit D/A converter
- Low power consumption (10 mW typical)
- Single +5V supply
- Wide operating temperature (Ta = -30°C to +70°C)
- 18-pin molded DIP



FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}	Ta = 25° C	-0.3 to +7.0	v
Input voltae	V _{IN}	Ta = 25° C	-0.3 to V _{DD}	v
Power dissipation	PD	Ta = 25° C	200 max	mW
Storage temperature	Tstg	_	-55 to +150	°C

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device raliability.

OPERATING CONDITIONS

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}	-	+3 to +6	v
Operating temperature	Тор	_	-30 to +70	°C

D.C./A.C. CHARACTERISTICS

(V_{DD} = 5V±5%; Ta = -30° C to +70° C, unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}	All inputs except T ₁ , T ₂	4.2	-	V _{DD} +.3	V
Input Low Voltage	VIL	All inputs except T1, T2	V _{SS} —.3	-	0.8	V
Input High Current	Цн	V _{IN} = V _{DD}	-	-	1	μA
Input Low Current	ı.	V _{IN} = OV	-	-	-1	μA
Output High Current	I _{ОН}	VCK pin: Vo = 4.2V	-50	_	—	μA
Output High Current	I _{OL}	VCK pin: Vo = 0.4V	+50	-	—	μA
Oscillator Frequency	fosc	Specified Oscillator	-	384	768	kHz
Operating Current	IDD	f _{OSC} = 384 kHz V _{DD} = 5V	-	2	4	mA
D/A Accuracy (Internal 10-bit D/A)	V _E	Full Scale; V _{DD} = 5V	-	±4	—	LSB
DA _{OUT} Output Impedance	V _{OR}		-	100	—	ΚΩ

.

PIN DESCRIPTION

Pin Name	Terminal Number	I/O
S ₁	1	1
S ₂	2	1
These inputs select the samplin	g frequency according to Figure 1.	
4B/3B	3	0
Specifies whether 3-bit or 4-bit	ADPCM data is to be processed.	-(-)-
D ₀	4	I
D ₁	5	I
D ₂	6	l I
D ₃	7	1
ADPCM data inputs. For 3-bit A	DPCM data, D_0 input is not used and	I should be connected to ground.
Vss	9	1
Ground (0 V)	Ť	
DA _{OUT}	10	0
· · · · · · · · ·	· · · · · · · · ·	

Output for synthesized analog signal. Peak-to-peak swing is proportional to $V_{\text{DD}}.$ Typical connection scheme is shown Figure 2.

PIN DESCRIPTION (continued)

T ₁	12	l
T ₂	13	I

IC test pins used at the factory for testing purposes only. During normal operations, T_1 is grounded and T_2 is left open.

Pin Name	Terminal Number	1/0
VCK	14	0

This pin outputs a signal whose frequency is equal to the sampling frequency selected by the S1, S₂ inputs. See note *1.

RESET	15	1

An active high input which initializes the internal circuitry. Internally, the reset pulse is synchronized with the VCK signal. To be effective, it must be true for at least twice VCK time.

ХТ	16	I/O
T	17	I/O

Oscillator input and output for a 384 kHz crystal or ceramic resonator (Figure 3).

V _{DD}	18	1

Power supply pin (Typical +5 V)

S1	S2	Sampling Frequency	
L	L	4 kHz (384 kHz/96)	
L	н	6 kHz (384 kHz/64)	
н	L	8 kHz (384 kHz/48)	Note: 1 The 384 kHz oscillator mus
н	н	Prohibited See Note •1	be used whether 4 kHz, 6 kHz, 8 kHz.

Figure 1 Functional table











DISTINCTION BETWEEN MSM 5218 AND MSM5205

Both Synthesis stages (MSM5218 and MSM5205) work with the same method. However, with the exception that MSM5218 is equipped with an overflow protection. In other words, when all 12 PCM bits become '1' any further exceeding analog input would cause a data overflow which is catched and re-routed as the MSB in case of MSM5218. MSM5205 returns to 'all bits zero' when a data overflow sets in.

Therefore, the DA output of MSM5205 is distorted badly.

When MSM5218 is being used to generate ADPCM data for playback on MSM5205, the peak to peak input level to the A to D converter should be limited to 80% of the converters maximum input range. The use of an automatic gain control (AGC) amplifier or a hard limiter is recommended.

TYPICAL APPLICATION

. . .



MSM5205 to Centronics Interface Circuits (fsample = 8kHz)



MSM5205 to Centronics Timing Diagram



Figure 6