

# OKI semiconductor

## MSM53256RS

32,768 WORD x 8 BIT MASK ROM

### GENERAL DESCRIPTION

The MSM53256RS is a silicon gate CMOS device ROM with 32,768 words x 8 bit capacity. It operates on a 5V single power supply and all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation when the chip is not selected. The application of a byte system is most suitable for use as a large capacity fixed memory for microcomputers and data terminals.

Since it provides signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

### FEATURES

- 256k bits: 32,768 words x 8 bits
- High speed: access time 150 ns max
- Low power: active current 15 mA max  
standby current 0.1 mA max
- Wide tolerance operating:  $V_{cc} = 5V \pm 10\%$
- Fully static operating: using no clock
- Fully TTL compatible
- Pin compatible to 256k EPROM
- Packaged to 28 pins plastic
- Fabricated with CMOS silicon gate technology



### PIN CONFIGURATION


(Top View)

(NC)CS	CS	1	28	Vcc
A <sub>1,3</sub>	A <sub>1,3</sub>	2	27	A <sub>1,4</sub>
A <sub>1</sub>	A <sub>1</sub>	3	26	A <sub>1,1</sub>
A <sub>4</sub>	A <sub>4</sub>	4	25	A <sub>8</sub>
A <sub>5</sub>	A <sub>5</sub>	5	24	A <sub>9</sub>
A <sub>4</sub>	A <sub>4</sub>	6	23	A <sub>1,1</sub>
A <sub>3</sub>	A <sub>3</sub>	7	22	OE
A <sub>2</sub>	A <sub>2</sub>	8	21	A <sub>1,0</sub>
A <sub>1</sub>	A <sub>1</sub>	9	20	CE
A <sub>0</sub>	A <sub>0</sub>	10	19	D <sub>7</sub>
D <sub>0</sub>	D <sub>0</sub>	11	18	D <sub>6</sub>
D <sub>1</sub>	D <sub>1</sub>	12	17	D <sub>5</sub>
D <sub>2</sub>	D <sub>2</sub>	13	16	D <sub>4</sub>
Vss	Vss	14	15	D <sub>3</sub>

CS : Chip select  
 OE : Output enable  
 Vcc, Vss : Power supply voltage  
 A<sub>0</sub> ~ A<sub>1,3</sub> : Address input  
 D<sub>0</sub> ~ D<sub>7</sub> : Data output  
 CE : CHip enable

Note: CS active level is specified by customer.

### FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

(T<sub>a</sub> = 25°C)

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	V <sub>cc</sub>	-0.3 to 7	V	Respect to V <sub>SS</sub>
Input Voltage	V <sub>I</sub>	-0.3 to V <sub>cc</sub> + 0.3	V	Respect to V <sub>SS</sub>
Output Voltage	V <sub>O</sub>	-0.3 to V <sub>cc</sub> + 0.3	V	Respect to V <sub>SS</sub>
Power Dissipation	P <sub>D</sub>	1	W	Per package
Operating Temperature	T <sub>opr</sub>	0 to 70	°C	—
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	—

## OPERATING CONDITION AND DC CHARACTERISTICS

Parameter	Symbol	Measuring Condition	Rating			Unit
			Min.	Typ.	Max.	
Power Supply Voltage	V <sub>cc</sub>	—	4.5	5	5.5	V
	V <sub>SS</sub>	—	0	0	0	V
Input Signal Level	V <sub>IH</sub>	—	2.2	5	V <sub>cc</sub> + 0.3	V
	V <sub>IL</sub>	—	-0.3	0	0.8	V
Output Signal Level	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	2.4	—	—	V
	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	—	—	0.4	V
Input Leakage Current	I <sub>LI</sub>	V <sub>I</sub> = 0V or V <sub>cc</sub>	-10	—	10	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>O</sub> = 0V or V <sub>cc</sub> Chip not selected	-10	—	10	μA
Power Supply Current	I <sub>CCA</sub>	V <sub>cc</sub> = Max. I <sub>O</sub> = 0 mA, t <sub>C</sub> = 150 ns	—	—	15	mA
	I <sub>CCS</sub>	V <sub>cc</sub> = Max. CĒ = V <sub>cc</sub> - 0.2V	—	—	0.1	mA
	I <sub>CCS1</sub>	V <sub>cc</sub> = Max. CĒ = V <sub>IH</sub> min.	—	—	0.5	mA
Operating Temperature	T <sub>opr</sub>	—	0	—	70	°C

## AC CHARACTERISTICS

### TIMING CONDITIONS


Parameter	Conditions
Input Signal Level	V <sub>IH</sub> = 2.4V, V <sub>IL</sub> = 0.6V
Input Rising, Falling Time	t <sub>r</sub> = t <sub>f</sub> = 15 ns
Timing Measuring Point Voltage	Input Voltage = 1.5V
	Output Voltage = 0.8V & 2.0V
Loading Condition	C <sub>L</sub> = 100 pF + 1 TTL

READ CYCLE


( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0^\circ C$  to  $+70^\circ C$ )

Parameter	Symbol	Specification Value			Unit	Remarks
		Min.	Typ.	Max.		
Cycle Time	$t_c$	150			ns	
Address Access Time	$t_{AA}$			150	ns	
Chip Enable Access Time	$t_{ACE}$			150	ns	
Output Delay Time	$t_{CO}$			50	ns	
Output Setting Time	$t_{LZ}$	10			ns	
Output Disable Time	$t_{HZ}$	10		50	ns	
Output Retaining Time	$t_{OH}$	10			ns	

1) READ CYCLE-1<sup>(1)</sup>



2) READ CYCLE-2<sup>(2)</sup>



- Notes:
- (1)  $\overline{CE}$  is "L" level.
  - (2) The address is decided at the same time as or ahead of  $\overline{CE}$  "L" level.
  - (3)  $\overline{CS}$  are shown in the negative logic here, however the active level is freely selected.
  - (4)  $t_{CO}$  and  $t_{LZ}$  are determined by the later  $\overline{CE}$  "L",  $\overline{OE}$  "L" or  $\overline{CS}$  "L".  
 $t_{HZ}$  is determined by the earlier  $\overline{CE}$  "H",  $\overline{OE}$  "H" or  $\overline{CS}$  "H".  
 $t_{HZ}$  shows time until floating therefore it is not determined by the output level.

## INPUT/OUTPUT CAPACITANCE

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	$C_I$		8	pF	$V_I=0V$
Output Capacitance	$C_O$		6	pF	$V_O=0V$