REAL TIME CLOCK/CALENDAR

GENERAL DESCRIPTION

The MSM58321RS is a metal gate CMOS Real Time Clock/Calendar with a battery backup function for use in bus-oriented microprocessor applications.

The 4-bit bidirectional bus line method is used for the data I/O circuit; the clock is set, corrected, or read by accessing the memory.

The time is read with 4-bit DATA I/O, ADDRESS WRITE, READ, and BUSY; it is written with 4-bit DATA I/O, ADDRESS WRITE, WRITE, and BUSY.

FEATURES

- 7 Function-Second, Minute, Hour, Day, Day-of-Week, Month, Year
- Automatic leap year calender
- 12/24 hour format
- Frequency divider 5-poststage reset
- Reference signal output

- 32.768kHz crystal controlled operation
- Single 5V power supply
- Back-up battery operation to $V_{DD} = 2.2V$
- Low power dissipation
 - 90µ4W max.at V_{DD} = 3V
- 2.5mW max. at V_{DD} = 5V
- 16 pin plastic DIP package

FUNCTIONAL BLOCK DIAGRAM



■ PERIPHERALS MSM58321RS ■-

1

PIN CONFIGURATION



REGISTER TABLE

		Addr	as inpu		Register	C	lats i out	nput/ put								
	D. (A.)	D; (A,)	D3 (A3)	D3 (A3)	Name	0.	D,	D,	D,	Co	unt vei	lue	Remarks			
0	0	0	0	0	S,	•	•	•	•	0	~	9				······································
1	1	0	0	0	S1.	•	•	•		0	~	5	1			
2	0	1	0	0	MI,	•	•	•	•	0	~	9				
3	1	1	0	0	Mito	•	•	•		0	~	5	1			
4	0	0	1	0	H,	•	•	•	•	0	~	9				
5	1	0	1	o	Hio	•	•	•	0	~ە	1 or 0	~2	D2 = 1 specifies PM, D2 D3 = 0 specifiei 12-hour When D3 = 1 is written, t	time	r.	is AM, D3 = 1 specifies 24-hour timer, and s reset inside the IC.
6	0	1	1	0	w	•	•	•		0	~	6				
7	1	1	1	0	Di	•	·	•	•	0	~	9				
8	0	0	0	1	D1.	•	•	0	0	0	~	3	The D2 and D3 bits in D	10 are	used	to select a leap year.
9	1	0	0	1	MO,	•	·	ŀ	•	0	~	9	Calendar	D,	D,	Remainder obtained by dividing the year number by 4
A	0	1	0	1	MO1.	•	{			0	~	1	Gregorian calendar	0	0	0
8	1	1	0	1	Υ,			•	•	0	~	9	Showa	1	0	3
	t :	+ -	<u> </u>	· ·		+.	+	+		_				0	1	2
с	0	0	1	1	Y10	ŀ	Ŀ	Ŀ	•	0	~	9		1	1	1
D	1	o	1	1						-				when	this	the 1/2 ¹⁵ frequency divider and the BUS code is latched with ADDRESS LATC
E~F	0/1	17	1	1												al output, Reference signals are output t with ADDRESS LATCH and READ input

Notes: (1) There are no bits in blank fields for data input/output. O signals are output by reading and data is not stored by writing because there are no bits. (2) The bit with marked O is used to select the 12/24-hour timer and the bits marked O are used to select a leap yeer. These three bits can be read or written. (3) When signals are input to bus lines D0 - D3 and ADDRESS WRITE goes to 1 for eddress input, ADDRESS information is latched with ADDRESS LATCH.

Parameter	Symbol	Condition	Rating	Unit
Power voltage	VDD	Ta = 25° C	-0.3 ~ 7	v
Input voltage	v,	Ta = 25° C	GND0.3 ~ V _{DD} + 0.3	V
Output voltage	Vo	Ta = 25° C	$GND-0.3 \sim V_{DD} + 0.3$	V
Storage temperature	Tstg	_	-55 ~ +150	°c

ABSOLUTE MAXIMUM RATINGS

OPERATING CONDITIONS

Parameter	Symbol	Condition	Rating	Unit	
Power voltage	VDD	_	4.5 ~ 7	v	
Date hold voltage	VDH	- A	2.2 ~ 7	V	
Crystal frequency	f(XT)	-	32.768	kHz	
Operating temperature	Тор	-	-30 ~ +85	°C	

Note: The data hold voltage guarantees the clock operations, though it does not guarantee operations outside the IC and data input/output.

DC CHARACTERISTICS

 $(V_{DD} = 5 \vee \pm 5\%, T_a = -30 \sim +85^{\circ}C)$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
H input voltage	VIH1	- Note 1	3.6	-	-	
n input voitage	VIH2	- Note 2	V _{DD} –0.5	-	-	
L input voltage	VIL	-	-	-	0.8	v
L output voltage	VOL	l _O = 1.6 mA	-	_	0.4	v
L output current	10L	V _O = 0.4 V	1.6	-	-	mA
H input current	¹ IHi	V ₁ = V _{DD} V Note 3	10	30	80	
H input current	IIH,	V ₁ = V _{DD} V Note 4	-	-	1	- μΑ
L input current	11	VI = 0 V	-	-	-1	μΑ
Input capacity	CI	f = 1 MHz	-	5	-	pF
Current consumption	IDD	f = 32.768 kHz V _{DD} = 5V/V _{DD} = 3V	-	100/15	500/30	μΑ

Note: 1. CS_3 , WRITE, READ, ADDRESS WRITE, STOP, TEST, $D_0 \sim D_3$

2. CS1

3. CS1, CS2, WRITE, READ, ADDRESS WRITE, STOP, TEST

4. D₀ ~ D₃

SWITCHING CHARACTERISTICS

(1) WRITE mode

 $(V_{DD} = 5 V \pm 5\%, Ta = 25^{\circ}C)$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
CS setup time	tCS	_	0	-		μ
CS Hold time	tCH	-	0	-	-	μs
Address setup time	tAS	-	0	-	-	μs
Address write pulse width	tAW	-	0.5	-	-	μs
Address hold time	tAH	-	0.1	-	-	μs
Data setup time	tDS	_	0	-	-	μs
Write pulse width	tww		2	-		μs
Data hold time	tDH	_	0	÷.	_	μs





(2) READ mode

(V_{DD} = 5 V ±5%, Te = 25°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
CS setup time	tcs	-	0	-	-	μs
CS Hold time	^t CH	-	0	-	- 1	μs
Address setup time	tAS	_	0	-	-	μs
Address write pulse width	tAW	_	0.5	-	-	μs
Address hold time	tAH	-	0.1	-		μs
Read access time	tRA	-	-	-	see Note 1	μs
Read delay time	tDD	_	-	~	1	μs
Read inhibit time	tRI	-	0	-	-	μı

Note 1.
$$t_{RA} = 1 \,\mu s + CR \ln \left(\frac{V_{DD}}{V_{DD} - V_{IH} \min} \right)$$



Note: ADDRESS WRITE and READ inputs are activated by the level, not by the edge.

(3) WRITE & READ mode

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
CS setup time	tCS	-	0	-		μs
CS hold time	tCH	-	0	-	-	μs
Address setup time	tAS	_	0	-	-	μs
Address write pulse width	taw	-	0.5	-	-	μs
Address hold time	tAH .	_	0.1	-	-	μs
Data setup time	tDS	_	0	-	-	μs
Write pulse width	tww	_	2	-	-	μı
Data hold time	tDH	_	0	-	-	μs
Read access time	^t RA	-	-	-	see Note 1	μs
Read delay time	tDD	_	-	-	1	μs
Read inhibit time	tRi	_	0	-		μs

Note 1.
$$t_{RA} = 1 \mu s + CR \ln \left(\frac{VDD}{VDD - VIH \min} \right)$$



_

PIN DESCRIPTION

Name	Pin No.	Description
CS₂	1	Chip select pins. These pins enable the interface with the external circuit when both of these pins are set at H level simultanuously.
CS ₁	13	If one of these pins is set at L level, STOP, TEST, WRITE, READ, ADDRESS WRITE pins and $D_0 \sim D_3$ pins are inactivated. Since the threshold voltage VT for the CS ₁ pin is higher than that for other pins, it should be connected to the detector of power circuit and peripherals and CS ₂ is to be connected to the microcontroller.
WRITE	2	WRITE pin is used to write data; it is activated when it is at the H level. Data bus data inside the IC is loaded to the object digit while this WRITE pin is at the H level, not at the WRITE input edge. Refer to Figure 2 below.
		$G_{1} = G_{2} = H_{1}^{(3)} = G_{2}^{(3)} $
3		

Name	Pin No.	Descrip
READ	3	READ pin is used to read data; it is activated when it is at the H level. Address contents are latched with ADDRESS LATCH inside the IC at the D0 – D3 and. ADDRESS WRITE pins to select the object digit, then an H-level signal is input to the READ pin to read data. If a count operation is continued by setting the STOP input to the L level, read operation must be performed, in principle, while the BUSY output is at the H level. While the BUSY output is at the L level, count operations are performed by digit counters and read data is not guaranteed, therefore, read operations are inhibited in this period. Figure 3 shows a time chart of the BUSY output, 1 Hz signal inside the IC, and READ input. A read operation is stopped temporarily within a period of 244 μ s from the BUSY output trailing edge and it is restarted when the BUSY output goes to the H level edgein.
	-	BUSY 1 Hz (inside IC) 244µ5 Read-enabled period BUSY BUSY BUSY
		1 Hz (inside IC)
		Figure 3
		*
	*	
ч.		If the counter operation is stopped by setting the STOP input to the H level, read operations are enabled regardless of the BUSY output. A read operation is enabled by microcomputer software regardless of the BUSY output during the counter operation by setting the STOP input to the L level. In this method, read operations are performed two or more times continuously
		and data that matches twice is used as guaranteed data.



.

Name	Pin No.	Description					
STOP	11	The STOP pin is used to input on/off control for a 1 Hz signal. When this pin goes to the H level, 1 Hz signals are inhibited and counting for all digits succeeding the S1 digit is stopped. When this pin goes to the L level, nor- mal operations are performed; the digits are counted up. This STOP input controls stopping digit counting. Writing of external data in digits can be as- sured by setting the STOP input to the H level to stop counting, then writ- ing sequentially from the low-order digits.					
TEST	12	The TEST pin is used to test this 1C; it is normally open or connected to GND. It is recommended to connect it to GND to safeguard against malfunctions from noise. The TEST pulse can be input to the following nine digits: S1, S10, M110, H1, D1(W), M01, Y1 and Y10 When a TEST pulse is input to the D1 digit, the W digit is also counted up simultaneously. Input a TEST pulse as follows: Set the address to either digit explained above, then input a pulse to the TEST pin while CS1 = CS2 = STOP = H and WRITE = L. The specified and succeeding digits					
		are counted up. (See Figure 7)					
	ο. Έ	CS S1 S10 MI1 0~9 0~6 					
		LA LA					
		01 Pp - 200 kΩ TYP Figure 7					
		A digit is counted up at the leading edge (changing point from L to H) of a TEST pin input pulse. The pulse condition for TEST pin input at $V_{DD} = 5 V \pm 5\%$ is described in Figure 8 below.					
		<mark> </mark> → t _H = +→ t _L = τ _H = 10μS MIN					
		τ_ =10μS ΜΙΝ					
	Sec. Sec. 3	Figure 8					



REFERENCE SIGNAL OUTPUT

Reference signals are output from the D0 - D3 pins under the following conditions:

Conditions	Output pin	Reference signal frequency	Pulse width	Output logic
WRITE = L	De	1024 Hz	488.3 µs	Positive logic
READ = H	Dı	1 Hz	122.1 µs	Negative logic
CS1 = CS2 = H	D ₂	1/60 Hz	122.1 μs	Negative logić
ADDRESS = E or F	D3	1/3600 Hz	122.1 μs	Negative logic



APPLICATION NOTES

WRITE and STOP

Note that the timing relationships between the STOP and WRITE inputs vary by the related digit when counting is stopped by the STOP input to write data. The time (t_{SH}) between the STOP input leading edge and WRITE input trailing edge for each digit is limited to the minimum value, (See Figure 11)



 $t_{SHS1} = 1 \ \mu_s$, $t_{SHS10} = 2 \ \mu_s$, $t_{SHM11} = 3 \ \mu_s$, $t_{SHM10} = 4 \ \mu_s$, $t_{SHH1} = 5 \ \mu_s$, $t_{SHH10} = 6 \ \mu_s$, $t_{SHD1} = 7 \ \mu_s$, $t_{SHW} = 7 \ \mu_s$, $t_{SHD10} = 8 \ \mu_s$, $t_{SHM01} = 9 \ \mu_s$ $t_{SHM010} = 10 \ \mu_s$, $t_{SHY1} = 11 \ \mu_s$, $t_{SHY10} = 12 \ \mu_s$.

If a count operation is continued by setting the STOP input to the L level, write operation must be performed, in principle, while the BUSY output is at the H level. While the BUSY output is at the L level, count operations are performed by the digit counters and write operation is inhibited, but there is a marginal period of 244 μ s from the BUSY output trailing edge. If the BUSY output goes to the L level during a write operation, the write operation is stopped temporarily within 244 μ s and it is restarted when the BUSY output goes to the H level again. Figure 12 shows a time chart of BUSY output, 1 Hz signal inside the IC, and WRITE, input.



Frequency divider and BUSY circuit reset

If A0-A3 = H+L+H+H is input to ADDRESS DECODER, the DECODER output (D) goes to the H level. If CS1 = CS2 = H and WRITE = H in this state, the 5 poststages in the 15-stage frequency divider and the BUSY circuit are reset.

In this period, the BUSY output remains at the H level and the 1 Hz signal inside the IC remains at the L level, and counting is stopped. If this reset is inactivated while the oscillator operates, the BUSY output goes to the L level after 1000.1221 \pm 31.25 ms and the 1 Hz signal inside the IC goes to the H level after 1000.3663 \pm 31.25 ms. These times are not the same because the first ten stages in the 15-stage frequency divider are not reset. (See Figure 13)



Selection of leap year

This IC is designed to select leap year automatically.

Four types of leep years can be selected by writing a select signal in the D2 and D3 bits of the D10 digit (CODE = $L \cdot L \cdot L \cdot H$). (See Table 1 for the functions.)

Gregorian calendar, Japanese Showe, or other calendars can be set arbitrarily in the Y1 and Y2 digits of this IC. There is a leap year every four years and the year number varies according to whether the Gregorian calendar or Showe is used. There are four combinations of year numbers and leap years. (See the Table below).

No. 1: Gregorian calendar year. The remainder obtained by dividing the leap year number by 4 is 0.

No. 2: Showa year. The remainder obtained by dividing the leap year number by 4 is 3.

No. 3: The remainder obtained by dividing the leap year number by 4 is 2.

No. 4: The remainder obtained by dividing the leap year number by 4 is 1.

No. 1	Calendar	D10	digit	Remainder obtained by			
NO. 1	Calendar	D2	D3	dividing the leap year number by 4	Leap years (examples)		
1	Gregorian	L	L	0	1980, 1984, 1988, 1992, 1996, 2000, 2004		
2	Showa	н	L	3	(83) (87) (91) (95) (99) 55, 59, 63, 67, 71, 75, 79		
3		L	н	2	82, 86, 90, 94, 98, 102, 106		
4		н	H.	1	81, 85, 89, 93, 97, 101,105		

APPLICATION EXAMPLE - POWER SUPPLY CIRCUIT



Note: Use the same diodes for D1 and D2 to reduce the level difference between +5V and VDD of the MSM58321RS.