OKI semiconductor

MSM58422

CMOS 4-BIT SINGLE CHIP MICROCONTROLLER WITH FLT DRIVER

GENERAL DESCRIPTION

OKI's MSM58422 is a low-power, high-performance 4-bit single-chip microcontroller implemented in complementary metal oxide semiconductor technology.

Integrated within the one chip is a mask ROM of 1536×8 bits, RAM of 40×4 bits, 10 input/output ports 11-bit timer-counter, clock oscillator, 4-bit parallel arithmetic circuit, 40 static FLT drivers etc.

MSM58422 has an instruction set which consists of 4-bit arithmetic instructions, Boolean (bit) manipulation instructions (bit-set, bit-reset, bit-test), data input/output instructions, and 8-bit code translation (Table data out) instructions.

Also the pseudo-bilateral ports are used for connection to the buses of other 8-bit systems.

FEATURES

- Low Power Consumption CMOS 4-bit One-Chip Microcomputer
- 100% Static Logic
- 1536 × 8 bits MASK ROM
- 8-bit Interface Bus
- 1 Stack Register
- 52 Instructions
- +5V Single Power Supply

- 60-Pin Flat Package
- Built-in 11-bit Timer
- 94% of the 52 Instructions and 1 Byte and 1 Machine Cycle
- Integrated with 10 Input/Output Ports and 40 Static FLT Driver Circuit
- PK and PH Input contain Schmidt Trigger Circuits





PIN CONFIGURATION

LOGIC SYMBOL



ABSOLUTE MAXIMUM RATING

Parameter	Parameter Symbol		Limits	Unit	
Supply Voltage	V _{DD}	Ta = 25°C	-0.3 ~ 7	v	
Input Voltage	V _I	Ta = 25°C	$-0.3 \sim V_{DD}$	v	
Output Voltage (FLT)	Vo	Ta = 25°C	V _{DD} ~ 30	v	
Power Dissipation	Po	Ta = 25°C per 1 package	200	mW	
Power Dissipation	PD	Ta = 25°C per 1 FLT	8		
Storage Temperature	T _{stg}	_	-55~+125	°C	

OPERATING CONDITIONS

Parameter	Symbol	Condition	Limits	Unit	
Supply Voltage	V_{DD} f(OSC) = 0 to 4.2 MHz		4~6	V	
Operating Temperature	TOP	-	-40 ~ +85	°C	
Output Voltage (FLT)	Vo	-	$V_{DD} \sim 26$	V	
Fan Out (excluding FLTs)	N	MOS Load	15		
ran out (excluding FLTS)	14	TTL Load	1		

DC CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = -40 \sim +85^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	VIH		3.6			v
"L" Input Voltage	VIL				0.8	v
"H" Output Voltage (1)	VOH	I _O = -15 μA	4.2			v
"H" Output Voltage (2)	Vон	$I_{O} = -40 \ \mu A$	4.2			v
"L" Output Voltage (3)	VOL	I _O = 1.6 mA			0.4	v
OSC ₀ Input Leak Current	IH/IL	$V_{I} = V_{DD}/0V$			10/-10	μA
Input Current (4)	IH/IL	$V_{I} = V_{DD}/0V$			1/-20	μA
"H" Output Current (1)	юн	V _O = 0.4 V			-1	mA
"H" Output Current (5)	ЮН	V _O = 2.5 V	-0.25			mA
"H" Output Current (6)	ЮН	V _O = 3 V	-1			mA
"L" Output Current (3)	^I OL	$V_{O} = 0.4 V$	1.6			mA
FLT Output Leak Current	ILO	$V_{O} = V_{DD} - 26 V$			-10	μA
Input Capacity	CI	f = 1 MHz, Ta = 25°C		5		pF
Output Capacity	CO	f = 1 MHz, Ta = 25°C		7		pF
Current Consumption	^I DD	f = 4.2 MHz at no load		2	5	mA

Notes: (1) Applied to PA, PB

Applied to FA, FB
 Applied to SYNC, BUZZER, 64 Hz and PFTL
 Applied to PA, PB, SYNC, BUZZER and 64Hz
 Applied to PH, RESET, DIM and PK
 Applied to SYNC and 64Hz
 Applied to SYNC and 64Hz

(6) Applied to BUZZER and PFLT

• MSM58422 •

SWITCHING CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, Ta = -40 \sim +85^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
SYNC Delay Time from Clock (OSC ₀)	^t ød	C _L = 50pF			800	ns
Clock (OSC ₀) Pulse Width	^t φWH ^t φWL		115			ns
Cycle Time	TCY		(1)			μs
SINC Pulse Width	tsw		(2)			μs
PA PB Data Valid Time PK	tDV	CL = 50pF	(3)			μs
PA PB Data Invalid Time PK	tDV	CL = 50pF			(4)	μs
Data Delay Time	tDDS	C _L = 50pF			(5)	ns
Port H Set Pulse Width (8)	tHW		500			ns
64Hz Delay Time from SYNC	^t SFD	C _L = 50pF			2	μs
BUZZER Delay Time from SYNC	tSBD	C _L = 50pF			2	μs
SEGMENT Delay Time from SYNC	tSSD	C _L = 50pF (8)			2	μs

Notes: (1) $t_{CY} = 32 \times 1/f(OSC)$ (2) $t_{SW} = 4 \times 1/f(OSC)$ (3) $t_{DV} = 8 \times 1/f(OSC)$ (4) $t_{DIV} = 16 \times 1/f(OSC) + 0.5 \,\mu s$ (5) $t_{DDS} = 26 \times 1/f(OSC) + 1 \,\mu s$





- Notes: (6) When data input from PA or PB, set the contents of PA or PB to "1" prior to reading instruction.
 - (7) Alteration by the instructions relative to output ports PFLT (It is in the case that the outputs of open drain are pulled down to GND by a resistor below 20 k Ω).



Notes: (8) At execution of the THB instruction, any input made during a period of T_{INH} (15 \times 1/f(OSC) shown in the above figure may be neglected.

• MSM58422 •



Notes: (9) The waveform shown above is in lighting up state, in the case that that open-drain output of FLT driver is pulled down to GND by a resistor below 20 k Ω. DIM 1 and DIM2 inputs must be in the state specified above.

DESCRIPTION OF TERMINALS

GND (Pin 33)

Circuit grounding potential

V_{DD} (Pin 23)

Main power supply

OSCo(Pin 17)

Input of the internal oscillation circuit at one side of the crystal resonator and ceramic vibrator.

OSC (Pin 16)

Output of the internal oscillation circuit at the other side of the crystal resonator and ceramic vibrator (not TTL compatible)

PA, PB (Pins 19 \sim 22 and 24 \sim 27)

These are quasi-bidirectional ports for a 4-bit parallel I/O. To input data from these ports, it is necessary to write a "1" to them beforehand. When nothing is applied to their terminals, the content of the output ports is written into them, so they can also be used as registers. In addition, it is possible to use them to make an 8-bit parallel output depending on instructions.

PK (Pin 31)

1-bit input port with no latching function. Contains Schmidt a Schmidt Trigger Circuit.

PH (Pin 14)

Input port with latching function to be set by negative logical signal.

This terminal is set at the time the negative logical signal is applied to it from the outside. It is reset automatically after execution of the test instruction at this port.

RESET (Pin 18)

Reset must be active for greater than 1 machine cycle.

The RESET signal input has priority over all of other signals and performs the following functions:

- (1) Resets all bits of the program counter;
- Resets the latches of I/O ports PA, PB and output port PFLT6;
- (3) Resets the timer flag (TMF);
- (4) Resets the accumulator;
- (5) Resets the skip F/F circuit;
- (6) Resets the machine cycle to MI;
- (7) Resets the output port PFLT5-1 to the data of 7 Seg PLA address 0;

Since the RESET terminal is pulled up to V_{DD} by an internal resistor (approx. 800 k Ω), it is possible to activate power ON/reset by connecting it to an external capacitor.

SYNC (Pin 15)

This is a general-purpose synchronizing signal output. The signal is output at the beginning of each machine cycle. Output constantly, this signal is used also as a clock pulse to external units.

One SYNC cycle is 32 times that of the original oscillation (8 μ s when the clock pulse is 4 MHz).

PFLT 1 \sim 6 (Pins 1 \sim 13 and 34 \sim 60)

These are 7-bit and 5-bit parallel output ports, respectively. They are used to directly drive an FLT (static type). Specification of each port is accomplished by the port pointer (PP), which is a 4-bit register and is set to the contents of the accumulator by the LPA instruction.

Latching data of each port is output through the logical AND operation with the DIMA signal (later described) and via buffer circuits. (When the data in the latch is 1, DIMA is output. When it is 0, the output is at high impedance.)

	Conter	nt of PP		Dent On an if in d
b3	þ2	b۱	b٥	Port Specified
×	0	0	0	PFLT1
×	0	0	1	PFLT2
×	0	1	0	PFLT3
×	0	1	1	PFLT4
×	1	0	0	PFLT5
×	1	0	1	PFLT6-1 ~4
×	1	1	0	PFLT6-5, BI and BZ
×	1	1	1	-

×: Don't care

BI: 7 Segment Decoder PLA Blank Input

BZ: Control Signal output for the buzzer output

The inputs with the latching function of ports PFLT1~5 are connected to the outputs of the 7 segment decoder PLA and that of PFLT6 directly to the internal buses.

DIM1, DIM2 (Pins 28, 29)

Input terminals for the dimmer control of output ports PFLT1-6.

DIM1	DIM2	DIMA
0	0	1/4 duty
1	0	1/8 duty
0	1	1/16 duty
1	1	1

BUZZER (Pin 30)

This terminal outputs the value of the logical AND operation between latching bit 2 of output port PFLT6 and the timer output (Q5).

By externally connecting a resistor and a transistor, this BUZZER output terminal is used to control an alarm, buzzer etc.

64 Hz (Pin 32)

This is an output terminal, whose frequency is 1/65536 of the OSC0. For example, when the frequency of oscillator is 4.194304 MHz, the frequency of the 64 Hz signal output is given 64 Hz.

This output pulse is used for adjusting the frequency. Its duty is 50%.

INSTRUCTIONS LIST

Instruction Procession 7 6 5 4 3 2 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1	Mnemonic	Description		I	nstr	uct	ion (Code	Ð		Byte	Cycl
CLL Clear DPL 0 0 1 0 0 0 0 0 1 LAI Lead Accumulator with Immediate 0 0 1 <th></th> <th></th> <th>· ·</th> <th></th> <th>-</th> <th><u> </u></th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>5710</th> <th>Cycl</th>			· ·		-	<u> </u>	3	2	1	0	5710	Cycl
CLH Clear DP _H 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 <					-		-	-	-	-		1
LAI Load Accumulator with Immediate 0 0 0 1 1 1 1 LLI Load DP _µ with Immediate 0 1 1 0 1		-					-	-		-		1
LL1 Load DPL with Immediate 0 0 0 1 0 1 <td></td> <td></td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td>			0	1	1	0	0	0	0	0	1	1
LHI Load DP _H with Immediate 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 1 LA Load Accumulator with Memory 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0 1			0	0	0	1	13	12	h	lo	1	1
L Load Accumulator with Memory 1 0 1 0 1 0 1 0 1 1 1 1 1 0 1		Load DPL with Immediate	0	0	1	0	la.	12	h	lo	1	1
LAL Load Accumulator with DPL 0 1 0 1 0 1 1 1 LLA Load Accumulator with Pegister 0 1 0 0 1 0 0 1 1 Store Accumulator to Memory then Increment DPL 1 0 0 0 0 0 1 0 0 0 0 1 LWA Load W Register with Accumulator 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 <td>LHI</td> <td>Load DP_H with Immediate</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>lo</td> <td>h</td> <td>lo</td> <td>1</td> <td>1</td>	LHI	Load DP _H with Immediate	0	1	1	0	0	lo	h	lo	1	1
LLA Load DPL with Accumulator 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1<	L	Load Accumulator with Memory	1	0	0	1	0	1	0	0	1	1
LAW Load Accumulator with W Register 1 0 0 0 1 1 0 0 1 1 Store Accumulator to Memory then Increment DPL 1 0 1 1 0 0 0 1 1 1 0 0 0 1	LAL	Load Accumulator with DPL	0	1	0	1	0	1	0	1	1	1
SI Store Accumulator to Memory then Increment DPL LWA 1 0 0 1 0 0 0 0 0 1 LWA Load W Register with Accumulator 1 0 0 0 0 0 1 1 0 0 0 0 1 1 LPA Load Port Pointer with Accumulator 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 1 <td>LLA</td> <td>Load DPL with Accumulator</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td>	LLA	Load DPL with Accumulator	0	1	0	1	0	1	0	0	1	1
LWA Load W Register with Accumulator 1 0 0 0 0 0 0 0 0 1 LPA Load Tor Pointer with Accumulator 0 1 1 0 1 1 0 0 0 0 1 LTI Load Timer with Immediate '0'' (Clear Timer & TMF) 0 1 1 0 0 0 0 0 1 1 0 0 0 1 <td>LAW</td> <td>Load Accumulator with W Register</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td>	LAW	Load Accumulator with W Register	1	0	0	0	0	1	0	0	1	1
LPA Load Port Pointer with Accumulator 0 1 0 1 1 0 0 1 LTI Load Timer with Immediate '0' (Clear Timer & TMF) 0 1 0 0 1 1 0 0 0 0 0 1 X Exchange Accumulator with Memory 1 0 0 1 0 0 1	SI	Store Accumulator to Memory then Increment DPL	1	0	0	1	0	0	0	0	1	1
LTI Load Timer with Immediate "0" (Clear Timer & TMF) 0 1 1 0 1 0 0 1 X Exchange Accumulator with Memory 1 0 0 1 1 0 0 1 1 0 0 1 <td>LWA</td> <td>Load W Register with Accumulator</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td>	LWA	Load W Register with Accumulator	1	0	0	0	0	0	0	0	1	1
X Exchange Accumulator with Memory 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 INA Increment Accumulator 0 0 0 0 0 0 0 0 1	LPA	Load Port Pointer with Accumulator	0	1	0	1	1	0	0	0	1	1
X Exchange Accumulator with Memory 1 0 0 1 1 0 0 1 1 0 0 1 1 INA Increment Accumulator 0 0 0 0 0 0 0 0 1 1 1 INM Increment Memory 0 1 0 1	LTI	Load Timer with Immediate "0" (Clear Timer & TMF)	0	1	1	0	1	0	0	0	1	1
INA Increment Accumulator 0 0 0 0 0 1 INL Increment Accumulator 0 1 0 1 0 1 1 1 INM Increment Memory 0 1 0 1 1 1 1 1 INW Increment Wergister 1 0 0 1 0 1 0 0 1 <td>X</td> <td></td> <td>-</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>1</td> <td>1</td>	X		-	0						0	1	1
INL Increment DPL 0 1 0 1 1 1 1 INM Increment Memory 0 1 0 1	INA		· ·				•	-		-		1
INM Increment Memory 0 1 0 1 1 1 1 1 INW Increment W Register 1 0 0 1 0 0 0 0 0 0 0 1 1 1 1 DCA Decrement Accumulator 0 1 0 1 0 1			-	-	-	-	-	-	-		· ·	
INW Increment W Register 1 0 0 0 1 <td></td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td>		-	-		-		-					
DCA Decrement Accumulator 0 0 0 0 1			1 -	•	-	•			-			1
DCL Decrement DPL 0 1 0 1 1 1 0 1 DCM Decrement Memory 0 1 0 1 1 1 1 0 1 1 1 0 0 1 CAO Complement Accumulator of One 0 1 0 0 1 1 0 0 1 <td></td> <td></td> <td>1</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td>			1	-	-	-	-	-	-	-		
DCM Decrement Memory 0 1 0 1 1 1 0 0 1 CAO Complement Accumulator of One 0 1 0 0 0 1 0 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			-	-	-	-	•					
CAO Complement Accumulator of One 0 1 0 0 0 0 0 0 1 1 1 RAL Rotate Accumulator Left through Carry 0 1 0 0 0 1 1 1 1 1 AC Add Memory to Accumulator, Skip if Carry 0 1 0 0 1 1 0 1 1 0 1 AS Add Immediate to Accumulator, Skip if Carry 0 0 0 1 1 0 1 1 0 1 1 0 1 1 1 0			-		-		-			-		1
RAL Rotate Accumulator Left through Carry 0 1 0 0 1 1 1 1 AC Add Memory to Accumulator, Skip if Carry 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1			-						-			1
AC Add Memory to Accumulator with Carry 0 1 0 0 1 1 0 1 AS Add Memory to Accumulator, Skip if Carry 0 1 0 0 1 1 0 1 1 0 1 AIS Add Immediate to Accumulator, Skip if Carry 0 1 0 1 1 1 0 1 1 1 0 1 AIS Decimal adjust Accumulator, Skip if Carry 0 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 <th< td=""><td></td><td></td><td>-</td><td>•</td><td>-</td><td>•</td><td>-</td><td></td><td>-</td><td>-</td><td></td><td> 1</td></th<>			-	•	-	•	-		-	-		1
AS Add Memory to Accumulator, Skip if Carry 0 1 0 1 1 0 1 AIS Add Immediate to Accumulator, Skip if Carry 0 0 0 1 1 1 0 1 DAS Decimal adjust Accumulator in Subtraction 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 <t< td=""><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td></t<>			-									1
AlS Add Immediate to Accumulator, Skip if Carry 0 0 0 1 <th< td=""><td></td><td>Add Memory to Accumulator with Carry</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td> 1</td></th<>		Add Memory to Accumulator with Carry	0	1	0	0	1	1	0	0	1	1
DAS Decimal adjust Accumulator in Subtraction 0 1 0 1 1 0 1 CM Compare Accumulator with Memory 0 1 0 1 1 1 1 1 0 1 SMB Set Memory Bit 1 0 1 <th1< th=""> <th1< th=""> 1 <th< td=""><td></td><td>Add Memory to Accumulator, Skip if Carry</td><td>-</td><td>•</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td> 1 </td><td> 1</td></th<></th1<></th1<>		Add Memory to Accumulator, Skip if Carry	-	•	0	0	1	1	1	0	1	1
CM Compare Accumulator with Memory 0 1 0 1 1 1 1 0 1 SMB Set Memory Bit 1 0 1	=		1 -	0	0	-	h	12		lo	1	1
SMB Set Memory Bit 1 0 1 1 0 1 1 0 1 <th1< th=""> <th1< th=""> 1</th1<></th1<>		Decimal adjust Accumulator in Subtraction	0	1	0	1	1	0	1	0	1	1
RMB Reset Memory Bit 1 0 1 <th1< th=""> <th1< th=""> 1</th1<></th1<>	СМ	Compare Accumulator with Memory	0	1	0	1	1	1	1	0	1	1
TAB Test Accounulator Bit 1 0 1 0 0 0 1 1 1 TMB Test Memory Bit 1 0 1 0 1 </td <td>SMB</td> <td>Set Memory Bit</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>h</td> <td>lo</td> <td>1</td> <td>1</td>	SMB	Set Memory Bit	1	0	1	1	1	0	h	lo	1	1
TMB Test Memory Bit 1 0 1 0 1	RMB	Reset Memory Bit	1	0	1	1	1	1	11	lo	1	1
THB Test H Port Bit 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 0 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	TAB	Test Accoumulator Bit	1	0	1	0	0	0	h	lo	1	1
TTM Test Time flag 1 0 1 1 0 1 1 0 1 TC Test Carry flag 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1	тмв	Test Memory Bit	1	0	1	0	0	1	Ь	lo	1	1
TC Test Carry flag 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	тнв	Test H Port Bit	1	0	1	0	1	1	0	0	1	1
SC Set Carry flag 0 1 0 0 0 0 0 1 1 RC Reset Carry flag 0 1 0 0 0 0 0 0 1 1 J Jump 0 0 1 1 0 1 0 10 10 10 10 1 1 J Jump 0 0 1 1 0 10 10 10 10 10 10 10 11 11 JL Jump in Current Page 1 1 1s 1s 1s 1s 1s 1s 1s 11 10 10 10 11 11 10 11 11 10 11	TTM	Test Time flag	1	0	1	0	1	1	1	Ó	1	1
SC Set Carry flag 0 1 0 0 0 0 0 1 1 RC Reset Carry flag 0 1 0 0 0 0 0 0 1 1 J Jump 0 0 1 1 0 10 0 0 0 0 1 1 J Jump in Current Page 1 1 1 1 0 10 10 10 10 10 10 1 1 1 JA Jump with Accumulator 0 1 1 15 14 13 12 11 10 10 10 10 10 10 11 11 10 11 11 10 11 11 11 10 11	тс	Test Carry flag	0	1	0	0	0	0	1	0	1	1
RC Reset Carry flag 0 1 0 0 0 0 0 0 1 1 J Jump 0 0 1 1 0 10 10 10 10 10 10 10 11 11 J Jump in Current Page 1 1 15 14 13 12 11 10 10 10 10 10 11 11 10 10 11 11 10 10 11	SC		0	1	0	0	0	0	0	0	1	1
J Jump 0 0 1 1 0 11 10 11 10 11 10 11	RC		-				-	-		1		1
JC Jump in Current Page 1 1 1s 1			<u> </u>		-	-	-	-				2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-			-							1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	JC	Jump in Current Page	1	1		14	b		h		1	1
CAL Call Subroutine 0 0 1	JA	· · ·	0	1	0	0	0	0	1	1	1	1
RT Return from Subroutine Ir Is Is<		• • • • • • • • • • • • • • • • • • • •	1 -	-	-	-	-	-		-		2
OTD Output Table Data 0 1 1 0 0 1					•						1	-
OA Output Accumulator to Port A 0 1 1 1 0 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> 1 1</th1<>	RT	Return from Subroutine	0	1	0	1	1	0	0	1	1	1
OA Output Accumulator to Port A 0 1 1 1 0 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> 1 1</th1<>	OTD	Output Table Data	0	1	1	1	0	0	0	1.	1~15	2
OB Output Accumulator to Port B 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> 1 1</th1<>			-									1
OP Output Accumulator to Port designated Port Pointer 0 1 1 0 1 0 0 1 OPM Output Memory to Port P designated Port Pointer 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 0 1			-				-	-		-		1
OPM Output Memory to Port P designated Port Pointer 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> 1 <th1< td=""><td></td><td></td><td></td><td>•</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td> 1</td></th1<></th1<>				•			-					1
IA Input Port A in Accumulator 0 1 1 1 0 1 0 1 1 IB Input Port B in Accumulator 0 1 1 1 0 1	•••									-		
IB Input Port B in Accumulator 0 1 1 1 1			1 -				-		-	-		
			1 -		-	-		-		-		1
			1 -				•	-				
NOP No Operation 0 0 0 0 0 0 0 1		•	-						_	_		1