

# OKI semiconductor

## MSM5114RS

### 4096-BIT (1024 x 4) CMOS STATIC RAM

#### GENERAL DESCRIPTION


The Oki MSM5114 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5114 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0°C to 70°C and over a 4V to 6V power supply range.

#### FEATURES

- Fully Static Operation
- Low Power Dissipation  
40µW Max. Standby Power  
165mW/MHz Max. Operating Power
- Data Retention to V<sub>CC</sub>=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- Common I/O Capability using Three-State Outputs
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Interchangeable with Intel 2114L Devices

	5114-2	5114-3	5114
Max. Access Time (NS)	200	300	450
Max. Operating Power (MW/MHz)	165	165	165
Max. Standby Power (µW)	40	40	40




**PIN CONFIGURATION**

A <sub>9</sub>	1	V <sub>CC</sub>
A <sub>8</sub>	2	17 A <sub>7</sub>
A <sub>7</sub>	3	16 A <sub>8</sub>
A <sub>6</sub>	4	15 A <sub>9</sub>
A <sub>5</sub>	5	14 I/O <sub>1</sub>
A <sub>4</sub>	6	13 I/O <sub>2</sub>
A <sub>3</sub>	7	12 I/O <sub>3</sub>
CSE	8	11 I/O <sub>4</sub>
VSS	9	10 WE

A<sub>0</sub> To A<sub>9</sub>: Address Inputs  
WE: Write Enable  
CS: Chip Select  
I/O<sub>1</sub>~I/O<sub>4</sub>: Data Input/Output  
V<sub>CC</sub>: +5V Supply  
VSS : Ground

**FUNCTIONAL BLOCK DIAGRAM**



The diagram illustrates the internal architecture of the MSM5114. It features a central **MEMORY ARRAY** (64x64 bits). Address inputs A<sub>0</sub> through A<sub>9</sub> are connected to a **ROW SELECT** block. The **INPUT DATA CONTROL** block receives address inputs A<sub>0</sub> through A<sub>3</sub> and data inputs I/O<sub>1</sub> through I/O<sub>4</sub>. The **COLUMN I/O CIRCUIT** block includes a **COLUMN SELECT** section and is connected to the memory array. Control signals CS and WE are used to enable the row and column select paths respectively. A feedback loop connects the output of the column select to the input of the row select.

CS	WE	I/O	Mode
H	X	Hi-Z	Not Selected
L	L	H	Write 1
L	L	L	Write 0
L	H	D-out	Read

**ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	V <sub>CC</sub>	-0.3 to 7.0	V	Respect to V <sub>SS</sub>
Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	
Data I/O Voltage	V <sub>D</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	

**Note:** Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operations of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**OPERATING CONDITIONS**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V <sub>CC</sub>	4	5	6	V	5V ± 20%
Input Signal Level	V <sub>IH</sub>	2.4	5	V <sub>CC</sub>	V	Respect to V <sub>SS</sub>
	V <sub>IL</sub>	-0.3	0	0.8	V	
Operating Temperature	T <sub>opr</sub>	0		70	°C	

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ± 10%; Ta = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input Load Current	I <sub>LI</sub>	-1		1	µA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Data I/O Leakage Current	I <sub>LO</sub>	-1		1	µA	V <sub>I/O</sub> = 0 to V <sub>CC</sub>
Output High Voltage	V <sub>OH</sub>	4.2			V	I <sub>OUT</sub> = -40 µA
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OUT</sub> = 1.6 mA
Output High Current	I <sub>OH</sub>	-1.0			mA	V <sub>OUT</sub> = 2.4V
Standby Supply Current	I <sub>CCS</sub>		0.2	50	µA	V <sub>IN</sub> = 0 or V <sub>CC</sub>
Operating Supply Current	I <sub>CC</sub>		30		mA	V <sub>IN</sub> = 0 or V <sub>CC</sub> , t <sub>RC</sub> = 1 µs

## ■ STATIC RAM • MSM5114RS ■


### AC CHARACTERISTICS

#### READ CYCLE

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^\circ C$  to  $+70^\circ C$ )

Parameter	Symbol	5114-2		5114-3		5114		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	200		300		450		ns
Access Time	$t_{AC}$		200		300		450	ns
Chip Selection to Output Valid	$t_{CO}$		200		300		450	ns
Chip Selection to Output Active	$t_{CX}$	20		20		20		ns
Output 3-state from Deselection	$t_{OTD}$		60		80		100	ns
Output Hold from Address Change	$t_{OHA}$	10		10		10		ns

#### READ CYCLE




#### WRITE CYCLE

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^\circ C$  to  $+70^\circ C$ )

Parameter	Symbol	5114-2		5114-3		5114		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	200		300		450		ns
Write Time	$t_W$	150		190		250		ns
Write Release Time	$t_{WR}$	20		30		50		ns
Address Setup Time	$t_{AS}$	20		20		20		ns
Data Setup Time	$t_{DS}$	120		150		200		ns
Data Hold From Write Time	$t_{DH}$	0		0		0		ns


## WRITE CYCLE



- Notes:**
1. A Write occurs during the overlap of a low CS and low WE.
  2. Input Pulse Levels: 0.8V to +2.4V
  3. Input Rise and Fall Time: 10 ns
  4. Timing Measurement Reference Levels: 1.5V
  5.  $t_W$ : Overlap time of a low CS and low WE.
  6.  $t_{AS}$ : Low WE from address or low CS from address
  7.  $t_{WR}$ ,  $t_{DS}$  and  $t_{DH}$  are defined from High CS or High WE, whichever occurs first.

LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS(T<sub>a</sub> = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V <sub>CC</sub> for Data Retention	V <sub>CCH</sub>	2			V	V <sub>IN</sub> = 0 <sub>T</sub> or V <sub>CC</sub>
Data Retention Current	I <sub>CCH</sub>		0.1	20	μA	V <sub>CC</sub> = 2V V <sub>CS</sub> = V <sub>CC</sub> V <sub>IN</sub> = 0V or V <sub>CC</sub>
CE to Data Retention Time	t <sub>SU</sub>	0			ns	
Operation Recovery Time	t <sub>R</sub>	t <sub>RC</sub>			ns	

LOW V<sub>CC</sub> DATA RETENTION WAVEFORM

## CAPACITANCE

( $T_a = 25^\circ\text{C}$ ,  $f = 1 \text{ MHz}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	$C_{I/O}$			10	pF
Input Capacitance	$C_{IN}$			8	pF

**Note:** This parameter is periodically sampled and not 100% tested.