

MSM6212

ADPCM 288K ROM VOICE SYNTHESIZER


GENERAL DESCRIPTION

MSM6212 is a single-chip ADPCM speech synthesizer incorporating 288K bits ROM to store speech data. In addition to ROM and speech synthesizer circuits, MSM6212 contains an input interface, timing generator circuit and a 10-bit DA converter. Therefore it is possible to configure a speech output system easily merely by connecting a simple circuit to the speech output consisting of a filter, an amplifier and a speaker.



FEATURES

- Low power consumption
- On-chip 288K ROM
- 2 power supply selectable: 3 V or 5 V systems
- Maximum No. of syllable words: 124 words
- Maximum speaking time: 40 sec (compressed ADPCM)
- Class A and Class B analog outputs selectable
- Built-in 10-bit DA converter
- Oscillator frequency: 32,768 kHz
- Available in 40 pin plastic DIP, 60 pin plastic flat package, or die form.

BLOCK DIAGRAM



PAD LAYOUT




Note: • Chip size: 5.7 mm × 6.0 mm

PAD LOCATION

Pad No.	Symbol	Position	
		X	Y
1	SLA	-2699	-1063
2	V _{DD} '	-2699	-1365
3	SLB	-2699	-1545
4	MSB	-2699	-2091
5	DAU	-2699	-2363
6	DAL	-2699	-2849
7	SPE	-2199	-2849
8	VCK	-1635	-2849
9	CS	-381	-2849
10	LOAD	-201	-2849
11	A ₀	201	-2849
12	A ₁	381	-2849
13	A ₂	2121	-2849
14	A ₃	2301	-2849
15	NAR	2699	-2849
16	BUSY	2699	-2123
17	AC	2699	-1577
18	XT	2699	-1397
19	XT	2699	-995
20	V _{DD}	2699	-815
21	V _{SS}	2699	-635
22	SD ₀	2699	2263
23	SD ₁	2699	2443
24	SD ₂	2699	2623
25	S/P	2699	2849
26	T ₁	2519	2849
27	T ₂	2339	2849

PIN CONFIGURATION



Note: Connect pin 23 (VDD'') with VDD and VDD' externally since this pin is conducted to the substrate.

ELECTRICAL CHARACTERISTICS

3 V System (VDD = 3.1 V Typ)

Absolute Maximum Rating (VSS = 0 V)

Item	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	VDD	Ta = 25°C	- 0.3 to + 3.6	V
Input Voltage	VI		- 0.3 to VDD	V
Storage Temperature	Tstg	—	- 55 to + 150	°C

Recommended Operating Range (VSS = 0 V)

Item	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	VDD	—	+ 2.4 to + 3.6	V
Operating Temperature	Top	—	- 10 to + 60	°C
DAU and DAL Output Level	VOD	No load	0 to VDD	V

DC Characteristics(V_{DD} = 3.1 V, V_{SS} = 0 V, Ta = 25°C)

Item	Symbol	Conditions	Min	Typ	Max	Unit
"H" Input Voltage	V _{IH}	—	2.5	—	—	V
"L" Input Voltage	V _{IL}	—	—	—	0.5	V
"H" Input Current *1	I _{IH1}	V _{IH} = 3.1 V	—	—	1	μA
"H" Input Current *2	I _{IH2}	V _{IH} = 3.1 V	10	—	150	μA
"L" Input Current	I _{IL}	V _{IL} = 0 V	—	—	−1	μA
"H" Output Current	I _{OH}	V _{OH} = 2.7 V	−50	—	—	μA
"L" Output Current	I _{OL}	V _{OL} = 0.4 V	50	—	—	μA
Operating Current Consumption	I _{DD1}	—	—	0.1	0.5	mA
Standby current Consumption	I _{DD2}	When selecting class "B" output	—	0.01	0.5	μA
DA Output Accuracy	V _E	No Load	—	—	100	mV
DA Output Impedance	V _{OR}	—	—	170	—	kΩ

Notes: *1 Applied to AC, LOAD and A0 to A3 terminals

*2 Applied to input terminals other than the above.

However, terminals SLA and SLB are applied when AC input is set to "H" (Conform to Note 1 when AC input is set to "L").

5 V System (V_{DD} = 5.0 V Typ)**Absolute Maximum Rating**(V_{SS} = 0 V)

Item	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	V _{DD}	Ta = 25°C	−0.3 to +5.5	V
Input Voltage	V _I		−0.3 to V _{DD}	V
Storage Temperature	T _{stg}	—	−55 to +150	°C

Recommended Operating Range(V_{SS} = 0 V)

Item	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	V _{DD}	—	+4.5 to +5.5	V
Operating Temperature	Top	—	−30 to +70	°C
DAU and DAL Output Level	V _{OD}	No load	0 to V _{DD}	V

DC Characteristics(V_{DD} = 5.0 V, V_{SS} = 0 V, T_a = -30 to +70°C)

Item	Symbol	Conditions	Min	Typ	Max	Unit
"H" Input Voltage	V _{IH}	—	4.0	—	—	V
"L" Input Voltage	V _{IL}	—	—	—	1.0	V
"H" Input Current *1	I _{IH1}	V _{IH} = 5.0 V	—	—	1	μA
"H" Input Current *2	I _{IH2}	V _{IH} = 5.0 V	40	—	400	μA
"L" Input Current	I _{IL}	V _{IL} = 0 V	—	—	-1	μA
"H" Output Current	I _{OH}	V _{OH} = 4.6 V	-1	—	—	mA
"L" Output Current	I _{OL}	V _{OL} = 0.4 V	1	—	—	mA
Operating Current Consumption	I _{DD1}	—	—	0.2	0.7	mA
Standby current Consumption	I _{DD2}	—	—	30	100	μA
DA Output Accuracy	V _E	No Load	—	—	130	mV
DA Output Impedance	V _{OR}	—	—	150	—	kΩ

Notes: *1 Applied to AC, LOAD and A₀ to A₃ terminals

*2 Applied to input terminals other than the above. However, terminals SLA and SLB are applied when AC input is set to "H" AC power.


(Conform to Note 1 when AC input is set to "L").

AC Characteristics(Common to V_{DD} = +2.4, +5.5 V, 3 V system and 5 V system)T_a = -30 to +70°C f_(OSC) = 32.768 kHz


Item	Symbol	Conditions	Min	Typ	Max	Unit
Original oscillation frequency (1)	f _(OSC1)	3 V system	30	32.768	35	kHz
Original oscillation frequency (2)	f _(OSC2)	5 V system	30	32.768	65	kHz
Original oscillation duty cycle	f _{duty}	—	40	50	60	%
Load Input Pulse Width	t _L	When f sample = 8.19 kHz	1	—	45	μs
AC Input Pulse Width	t _{W(AC)}	—	1	—	—	μs
Sampling Frequency (1)	f _{S1}	f _(OSC) /4	—	8.192	—	kHz
Sampling Frequency (2)	f _{S2}	f _(OSC) /5	—	6.554	—	kHz
Sampling Frequency (3)	f _{S3}	f _(OSC) /8	—	4.096	—	kHz
NAR minimum "H" Level Width	t _{MN}	When f _{S1} is selected	1	—	—	μs
Input Change Standby Time	t _A	When f _{S1} is selected	1	—	—	μs
Load Pulse Interval	t _{NL}	When f _{S1} is selected	5	—	1000	μs

ACTUATION AND NON-OPERATION OF SW INPUT INTERFACE

1. Single Speaking



2. Repeated Speaking



PIN DESCRIPTION

Pin Name	Terminal Number			I/O
	CHIP	40 DIP	60 FLT	
LOAD	10	40	53	I

The LOAD pulse can be applied when NAR level (see below) is "H". When LOAD is set to "H," the code at A0 to A3 is transferred into the latch.
A single pulse or a pair of pulses switches the LSI from standby mode to active.

NAR	15	5	1	O
-----	----	---	---	---

Next address request
NAR indicates whether the LOAD pulse (see above) can be applied or not. "H" level enables while an "L" output disable.
NAR outputs a "H" when the speaking of the current addressed word begins and indicates the next address code can be entered.

CS	9	39	52	I
----	---	----	----	---

Chip select
This pin enables the use of multiple LSI's. It is open when a single LSI is used because it has an internal pull-down resistor. If "H" is applied to CS, the LSI is retained in "standby" mode.

BUSY	16	6	2	O
------	----	---	---	---


This pin is used for CPU interface, outputting "H" level during the speaking time.

AC	17	7	3	O
----	----	---	---	---

All clear
A "H" pulse to this pin stops all internal functions and the LSI switches to standby mode.
No power ON clear circuit is built in the LSI. Therefore, make sure that AC pulse is applied when the power supply is made.

DAU	5	35	45	O
DAL	6	36	47	O

These pins (DAU and DAL) are connected to the output of the 10-bit DA converter. These pins have no built-in LPF because of high output impedance. Use them connected to LPF through the buffer of external low-output impedance.
Example of circuit:




The following class A and class B modes can be obtained from two pins.

SLA	SLB	Mode	Output Pin
Open (L)	Open (L)	Class B × 2	DAU, DAL
VDD (H)	Open (L)	Class B × 1	DAU, DAL
Open (L)	VDD(H)	Class B × 4	DAU, DAL
VDD (H)	VDD(H)	Class A	DAU


TIMING CHART

1. Power on Sequence




2. LSI Starting and Non-operation (Stand-by)

OPERATING SEQUENCE FOR CPU INTERFACE



FROM OPERATION TO STANDBY IN THE CASE OF CPU INTERFACE



Note:

- t_A Address hold time
- t_{NL} Double $LOAD$ pulse interval
- t_L $LOAD$ pulse width
- t_{MN} NAR "H" width

FUNCTIONAL DESCRIPTION

DESIGNATION OF SYLLABLE CODES

User can designate syllable codes by A0 to A3 and can select either CPU interface or simple interface.

1. CPU Interface


In this case, the maximum number of user's designated words (syllables) is 124. All "L"s represent "END" code. A0 to A3 and "LOAD" pulse are related to each other as shown below.

a) Single "LOAD" pulse (The max No. of words is 14)

b) Two "LOAD" pulses (The max No. of words is 124)

Input A0 to A3 → apply first "LOAD" pulse → data is latched internally and LSI retains in "STANDBY" status. → Input A0 to A2 (A3 ignored) → apply second "LOAD" pulse → data is latched internally and at the same time, the LSI is actuated.

For the timing of "LOAD" pulse application, apply it when "NAR" output is at "H" level. For the application of "END" code, conform to the above a) and b).



2. Simple Interface

The maximum No. of words is 14. A0 to A3 = "H" is a test code.


If "LOAD" input is set at "H" level by means of a push switch after setting of a code by A0 to A3, the designated word is spoken (from "Standby" status to "operation" status).

If "LOAD" input is set at "H" level when the speaking of the designated word has ended, the same word is repeated. On the other hand, if

"LOAD" input is set at "L" level, LSI is automatically shifted to "STANDBY" status.

Therefore, as long as the push switch continues to be depressed, the same word is repeated. If the push switch is released, the repetition is stopped simultaneously with the ending of speaking.

If the continuous speaking of different words is desired, change codes by A0 to A3 and retain "LOAD" input at "H" level, before the speaking of first word is ended.



3. Designation of Sampling Frequency

It is possible for the user to designate the sampling frequency for each word.

The relationship between a sampling frequency and the crystal oscillator frequency is as follows:

$$\text{When } f_{(\text{OSC})} = 32.768 \text{ kHz}$$

$$\text{Selection 1 } \frac{32.768 \text{ kHz}}{4} = 8.2 \text{ kHz}$$

$$\text{Selection 2 } \frac{32.768 \text{ kHz}}{5} = 6.55 \text{ kHz}$$

$$\text{Selection 3 } \frac{32.768 \text{ kHz}}{8} = 4.1 \text{ kHz}$$

STRAIGHT ADPCM AND COMPRESSED ADPCM

1. Straight ADPCM

The features are enumerated below.

1. Length of ADPCM bits fixed in 3 bits.
2. Deletion of silent component is possible.
3. High bit rate and high tone quality.
4. Suitable to imitation sound.

Example of bit rate

$f_{\text{SAMPLE}} = 8.2 \text{ kHz}$
 Length of ADPCM bits = 3 bits
 Deleted silent component $\approx 1/5$ (speech)
 $B \cdot R \approx 8.2 \times 3 \times 4/5 \approx 19.7 \text{ kb/sec}$

2. Compressed ADPCM

The features are enumerated below:

1. Length of ADPCM bits fixed in 3 bits
2. Deletion of data by repeated detection of speech waveform
3. Deletion of silent component is possible.
4. Low bit rate.
5. Mainly applied to speech.

Example of bit rate

$f_{\text{SAMPLE}} = 8.2 \text{ kHz}$
 Length of ADPCM bits = 3 bits
 Frequency of average repetition ≈ 3
 (Deleted data component of waveform $\approx 1/3$)
 Deleted silent component $\approx 1/5$ (speech)
 $B \cdot R \approx 8.2 \times 3 \times 1/3 \times 4/5 \approx 6.6 \text{ kb/sec}$

SAMPLING FREQUENCY AND BAND WIDTH

1. Simple Relationship between Sampling Frequency and Band Width

$$f_{\text{SAMPLE}} \times 1/2 = f_{\text{BAND}} (\text{UL})$$

Here $f_{\text{BAND}} (\text{UL})$ Upper limit of band

f_{SAMPLE}	f_{BAND}	Quality
8.2 kHz	DC to 4.1 kHz	Clear maximum intelligibility
6.55 kHz	DC to 3.2 kHz	Female speech of high tone sounds nasal
4.1 kHz	DC to 2.0 kHz	Unclear both male and female speeches sound nasal

2. The Relationship between a Sampling Frequency and LPF (low pass filter)


The relationship between a sampling frequency and LPF (low pass filter) is $f_{\text{SAMPLE}} \times 1/2 = f_{\text{C}}$ (cutoff frequency of ideal filter). However, realistically it is necessary to design " f_{C} " to be lower than the above equation according to the skirt characteristics of filter. That is, the band will be further narrowed according to filter characteristics.

As an example, the f_{C} and skirt characteristics of L.P.F. used for speech analysis by Oki are shown as follows.

f_{SAMPLE}	f_{C}	Skirt Characteristics	f_{BAND}
8.2 kHz	3.4 kHz	-48 dB/oct	DC to 3.4 kHz
6.55 kHz	2.7 kHz	-48 dB/oct	DC to 2.7 kHz
4.1 kHz	1.7 kHz	-48 dB/oct	DC to 1.7 kHz


EXAMPLE OF OUTPUT INTERFACE


When connected to MSC1161 for Class B (for 3 V system only)



Note: C's are all 0.1 μ F.

Class A Output





(An abbreviated name of the type is sometimes used as an indication representing an actual product)