

MSM66301

OKI ORIGINAL HIGH PERFORMANCE CMOS SINGLE-COMPONENT 8/16-BIT MICROCONTROLLER

GENERAL DESCRIPTION

The OKI MSM66301 is a new generation, high performance single component microcontroller implemented in silicon gate complementary metal oxide semiconductor technology (CMOS). Integrated within this chip are 16-bit ALU, 16K bytes of mask program ROM, 512 bytes of data RAM, 48 I/O lines, built-in 16-bit timers, 10-bit A/D converter, serial I/O port, pulse width modulator (PWM), and oscillator.


FEATURES

- 8-Bit External Data Bus Interface
- 16-Bit Internal Architecture
- 64K address space for program memory (including 16K bytes onchip ROM)
- 512K address space for data memory (including 512 bytes onchip RAM)
- High speed execution
Minimum Cycle for Instruction: 400ns (10MHz)
- The Abundance of Powerful Instructions
 - 8/16 data transfer operation
 - 8/16 bit arithmetic operation
 - 16(8) bit $\times$ 16(8) bit $\rightarrow$ 32(16) bit
 - 32(16) bit/16 (8) bit $\rightarrow$ 32(16) bit
 - 16(8) bit $\pm$ 16(8) bit $\rightarrow$ 16(8) bit
 - 8/16 logic operation
 - Bit operation
 - String operation
 - User stack operation
 - ROM table access operation
- The same instruction allows both byte and word width operation according to Data Descriptor.
That is to say, the same algorithm and the same source program lines are applicable to byte and word width data manipulation with only changing Data Descriptor.
- Many Addressing Modes
- 8 Input lines, $\overline{40}$ Input/Output lines
- Built-in 16 bit timer $\times$ 4
Each timer has the following 4 modes.
 - Auto reload timer mode
 - Clock out mode
 - Capture register mode
 - Real time output mode
- Serial Port $\times$ 1 ch.
(variable bit length, baud rate generators for transmitter & receiver)
 - Asynchronous normal mode
 - Asynchronous multi processor communication mode
 - Synchronous normal mode
 - Synchronous multi processor communication mode
- 16 bit Pulse Width Modulator $\times$ 2
- Transition Detector $\times$ 4
- 10 bit A/D converter (8 channel)
- 1 non-maskable interrupt, 16 maskable interrupts
- Stand-by Function
 - software Clock stop
 - software CPU stop
 - hardware CPU stop
- 64 pin Shrink DIP/64 pin plastic flat package/68 pin PLCC

PIN CONFIGURATION

AD0/P00	1	84	VDD
AD1/P01	2	83	VREF
AD2/P02	3	82	AGND
AD3/P03	4	81	P57/A17
AD4/P04	5	80	P58/A16
AD5/P05	6	79	P55/A15
AD6/P06	7	78	P54/A14
AD7/P07	8	77	P53/A13
AD8/P10	9	76	P52/A12
AD9/P11	10	75	P51/A11
A10/P12	11	74	P50/A10
A11/P13	12	73	P47/TRANS3
A12/P14	13	72	P46/TRANS2
A13/P15	14	71	P45/TRANS1
A14/P16	15	70	P44/TRANS0
A15/P17	16	69	P43/PWM1
A16/P20	17	68	P42/PWM0
A17/P21	18	67	P41/TM1CK
A18/P22	19	66	P40/TM0CK
CLKOUT/P23	20	65	P37/TM3IO
RESOUT	21	64	P36/TM2IO
ALE	22	63	P35/TM1IO
PSEN	23	62	P34/TM0IO
RD	24	61	P33/INT1
WR	25	60	P32/INT0
READY	26	59	P31/RXD
EA	27	58	P30/TXD
FLT	28	57	P27/RXC
RES	29	56	P26/TXC
OSCO	30	55	P25/HLDA
OSCT	31	54	P24/HOLD
GND	32	53	NMI

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

Designation	Input/Output	Function
P ₀₀ – P ₀₇ / AD ₀ – AD ₇	I/O	P0: 8-bit I/O port. Each bit can be assigned to input or output. AD: Outputs the lower 8 bits of program counter during external program memory fetch, and receives the addressed instruction under the control of PSEN. Also outputs the address, Outputs or inputs data during an external data memory access instruction, under control of ALE, RD, and WR.
P ₁₀ – P ₁₇ / A ₈ – A ₁₅	I/O	P1: 8-bit I/O port. Each bit can be assigned to input or output. A: Outputs the middle 8 bits of program counter (PC ₈₋₁₅) during external program memory fetch. Also outputs the middle 8 bits of address during an external data memory access instructions.
P ₂₀ – P ₂₂ / A ₁₆ – A ₁₈ P ₂₃ /CLKOUT P ₂₄ /HOLD P ₂₅ /HLDA P ₂₆ /TxC P ₂₇ /RxC	I/O	P2: 8-bit I/O port. Each bit can be assigned to input or output. A: Outputs the upper 3 bits of address during external data memory access instructions. CLKOUT: clock output pin. Output frequency range is equal to or twice the system clock. HOLD: Input pin to request the CPU to enter the hardware power-down state. HLDA: HOLD ACKNOWLEDGE: the HLDA signal appears in reponse to the HOLD signal and indicates that the CPU has entered the power-down state. TxC: Transmitter clock input pin. RxC: Receiver clock input pin.
P ₃₀ /TxD P ₃₁ /RxD P ₃₂ /INT0 P ₃₃ /INT1 P ₃₄ /TM0IO P ₃₅ /TM1IO P ₃₆ /TM2IO P ₃₇ /TM3IO	I/O	P3: 8-bit I/O port. Each bit can be assigned to input or output. TxD: Transmitter data output pin. RxD: Receiver data input pin. INT: Interrupt Request Input pin. Falling edge trigger or level trigger is selectable. TM0IO ~ TM3IO: One of the following signals is output or input: ● clock twice the frequency range of the 16 bit timer overflow ● load trigger signal to the capture register input ● setting value output The signal that is input or output depends on the mode.

PIN DESCRIPTION (Continued)


Designation	Input/Output	Function
P ₄₀ / TM0CK P ₄₁ / TM1CK P ₄₂ / PWM0 P ₄₃ / PWM1 P ₄₄ – P ₄₇ / TRANS0 – TRNS3	I/O	P4: 8 bit I/O port. Each bit can be assigned to input or output. TM0CK, TM1CK: clock input pins of timer 0, timer 1. TRNS: Transition Detector. The input pins which sense the falling edge and set the flag. PWM: Pulse Wide Modulator output pin.
P ₅₀ – P ₅₇ / AIO – AI7	INPUT	P5: 8 bit input port. AI: analog signal input pin to A/D converter.
RESOUT	OUTPUT	Output 'H' level when the CPU is in RESET cycle. Reset to 'L' level by program.
ALE	OUTPUT	Address Latch Enable: The timing pulse to latch the lower 8 bit of the address output from port 0 when the CPU accesses the external data memory.
PSEN	OUTPUT	Program Store Enable: The strobe pulse to fetch to external program memory.
RD	OUTPUT	Output strobe activated during a BUS read. Can be used to enable data on to the bus from the external data memory.
WR	OUTPUT	Output strobe during a bus write. Used as write strobe to external data memory.
READY	INPUT	Used when the CPU accesses low speed peripherals.
EA	INPUT	Normally set to 'H' level. If set to 'L' level, the CPU fetches the code to external program memory.
FLT	INPUT	If FLT is 'H' level, ALE, WR, RD, PSEN are set 'H' level when reset. If FLT is set to 'L', ALE, WR, RD, PSEN are set to floating level when reset.
RESET	INPUT	RESET input pin

PIN DESCRIPTION (Continued)

Designation	Input/Output	Function
OSC ₀ , $\overline{\text{OSC}}_1$		Oscillation circuit consists of OSC ₀ , $\overline{\text{OSC}}_1$.
$\overline{\text{NM}}\overline{\text{I}}$	INPUT	non maskable interrupt input pin (falling edge)
VREF		reference voltage input pin for A/D converter
AGND		ground for A/D converter
VDD		system power supply
GND		ground


REGISTERS

■ ACCUMULATOR




■ CONTROL REGISTERS (CR)


PROGRAM STATUS WORD




PROGRAM COUNTER



LOCAL REGISTER BASE



SYSTEM STACK POINTER




■ POINTING REGISTERS (PR)

INDEX REGISTER1


INDEX REGISTER2

DATA POINTER

USER STACK POINTER



■ LOCAL REGISTERS



■ SPECIAL FUNCTION REGISTERS (SFR)

All of the I/O functions are controlled by SFRs. Also, some of the internal functions (Timer, WDT, etc,...) are controlled by SFRs. SFRs are located in the top of RAM space (000H ~ 007FH).

MSM66301 Special Function Registers [1]

Address	Name	Abbreviation	R/W	8/16 Operation	When reset
0000	System Stack Pointer	SSPL	R/W	8/16	FF
0001		SSPH			FF
0002	Local Register Base	LRBL	R/W	8/16	unknown
0003		LRBH			
0004	Program Status Word	PSWL	R/W	8/16	00
0005		PSWH			00
0006	Accumulator	ACCL	R/W	8/16	00
0007		ACCH			00
0008	Source Index Register	SI	R/W	16	unknown
0009	for Block Transfer				
000A	Destination Index Register	DI	R/W	16	unknown
000B	for Block Transfer				
000C	Counter Register	CX	R/W	16	unknown
000D	for Block Transfer				
000E	Source/Destination Bank Register	BSDI	R/W	8	unknown
0010	Stand-By Control Register	SBYCON	R/W	8	00
0011	Watch Dog Timer	WDT	W	8	
0012	Peripheral Control Register	PRPHF	R/W	8	01
0016	Work Area for Emulator		R/W	16	unknown
0017					
0018	Interrupt Request Flag	IRQL	R/W	8/16	00
0019		IRQH			00
001A	Interrupt Enable Flag	IEL	R/W	8/16	00
001B		IEH			00
001C	External Interrupt Control Register	EXICON	R/W	8	00

MSM66301 Special Function Registers [2]

Address	Name	Abbreviation	R/W	8/16 Operation	When reset
0020	Port 0 Data Register	P0	R/W	8	Unknown
0021	Port 0 Mode Register	P0IO	R/W	8	00
0022	Port 1 Data Register	P1	R/W	8	unknown
0023	Port 1 Mode Register	P1IO	R/W	8	00
0024	Port 2 Data Register	P2	R/W	8	unknown
0025	Port 2 Mode Register	P2IO	R/W	8	00
0026	Port 2 Special Function Control Register	P2SF	R/W	8	00
0028	Port 3 Data Register	P3	R/W	8	unknown
0029	Port 3 Mode Register	P3IO	R/W	8	00
002A	Port 3 Special Function Control Register	P3SF	R/W	8	00
002C	Port 4 Data Register	P4	R/W	8	unknown
002D	Port 4 Mode Register	P4IO	R/W	8	00
002E	Port 4 Special Function Control Register	P4SF	R/W	8	00
002F	Port 5	P5	R	8	
0030	Timer 0 Counter	TM0	R/W	16	00
0031					00
0032	Timer 0 Register	TMR0	R/W	16	00
0033					00
0034	Timer 1 Counter	TM1	R/W	16	00
0035					00
0036	Timer 1 Register	TMR1	R/W	16	00
0037					00
0038	Timer 2 Counter	TM2	R/W	16	00
0039					00
003A	Timer 2 Register	TMR2	R/W	16	00
003B					00
003C	Timer 3 Counter	TM3	R/W	16	00
003D					00
003E	Timer 3 Register	TMR3	R/W	16	00
003F					00

MSM66301 Special Function Registers [3]

Address	Name	Abbreviation	R/W	8/16 Operation	When reset
0040	Timer 0 Control Register	TCON0	R/W	8	00
0041	Timer 1 Control Register	TCON1	R/W	8	00
0042	Timer 2 Control Register	TCON2	R/W	8	00
0043	Timer 3 Control Register	TCON3	R/W	8	00
0046	Transition Detector Reg.	TRNS	R/W	8	00
0013	Stop Mode Buffer Flag		W	8	

MSM66301 Special Function Registers [4]

Address	Name	Abbreviation	R/W	8/16 Operation	When reset
0046	Transition Detector	TRNS	R/W	8	00
0048	Transmitter Clock Generator	STTM	R/W	8	00
0049	Transmitter Clock Generator Control Register	STTMR	R/W	8	00
004A	Transmitter Control Register	STTMC	R/W	8	00
004C	Receiver Clock Generator	SRTM	R/W	8	00
004D	Receiver Clock Generator Control Register	SRTMR	R/W	8	00
004E	Receiver Control Register	SRTMC	R/W	8	00
0050	Transmitter Mode Control Register	STCON	R/W	8	00
0051	Transmitter Data Buffer	STBUF	W	8	unknown
0054	Receiver Mode Control Register	SRCON	R/W	8	00
0055	Receiver Data Buffer	SRBUF	R	8	unknown
0056	Receiver-Error Status Register	SRSTAT	R	8	00
0058	A/D Scanning Mode Register	ADSCAN	R/W	8	00
0059	A/D Select Mode Register	ADSEL	R/W	8	00
0060	A/D Convert Result Register 0	ADCR0L	R	8/16	unknown
0061		ADCR0H			
0062	A/D Convert Result Register 1	ADCR1L	R	8/16	unknown
0063		ADCR1H			
0064	A/D Convert Result Register 2	ADCR2L	R	8/16	unknown
0065		ADCR2H			
0066	A/D Convert Result Register 3	ADCR3L	R	8/16	unknown
0067		ADCR3H			
0068	A/D Convert Result Register 4	ADCR4L	R	8/16	unknown
0069		ADCR4H			
006A	A/D Convert Result Register 5	ADCR5L	R	8/16	unknown
006B		ADCR5H			
006C	A/D Convert Result Register 6	ADCR6L	R	8/16	unknown
006D		ADCR6H			
006E	A/D Convert Result Register 7	ADCR7L	R	8/16	unknown
006F		ADCR7H			

MSM66301 Special Function Registers [5]


Address	Name	Abbreviation	R/W	8/16 Operation	When reset
0070	PWM 0 Counter	PWMC0L	R/W	8/16	00
0071		PWMC0H			00
0072	PWM 0 Register	PWMR0L	R/W	8/16	00
0073		PWMR0H			00
0074	PWM 1 Counter	PWMC1L	R/W	8/16	00
0075		PWMC1H			00
0076	PWM 1 Register	PWMR1L	R/W	8/16	00
0077		PWMR1H			00
0078	PWM 0 Control Register	PWCON0	R/W	8	00
007A	PWM 1 Control Register	PWCON1	R/W	8	00

ADDRESSING MODE

The MSM66301 supports 512KB (64KB×8BANKs) 05 data space and 64KB of program space with various types of addressing methods. These methods divide into the following types.


1. RAM ADDRESSING (FOR DATA SPACE)

1.1 Register Direct Addressing




1.2 Displacement Addressing

a) Zero Page




b) Direct Page




1.3 Pointing Register Indirect Addressing


a) Data Pointer (DP) Indirect




b) User Stack Pointer (USP) Indirect



c) Index register (X1, X2) Indirect




1.4 Immediate Addressing




2. ROM ADDRESSING (FOR PROGRAM SPACE)

2.1 Direct Addressing




2.2 Pointing Register Indirect Addressing


a) Data Pointer (DP) Indirect



b) User Stack Pointer (USP) Indirect



c) Pointing Register (X1, X2, DP, USP) Indirect with 16bit displacement



INSTRUCTIONS

Data Transfer

Instruction	Function
L A,*	$A \leftarrow *$
ST A,*	$A \rightarrow *$
MOV *, A	$* \leftarrow A$
MOV *, #	$* \leftarrow \text{Imme.}$
MOV er,*	$\text{er} \leftarrow *$
MOV d,*	$(d) \leftarrow *$
MOV DP,*	$DP \leftarrow *$
MOV X1,*	$X1 \leftarrow *$
MOV X2,*	$X2 \leftarrow *$
MOV USP,*	$USP \leftarrow *$
MOV PSW,*	$PSW \leftarrow *$
MOV SSP,*	$SSP \leftarrow *$
MOV LRB,*	$LRB \leftarrow *$
CLR *	$* \leftarrow 0$
SWAP	$A_{15-8} \longleftrightarrow A_{7-0}$
XCHG A,*	$A \longleftrightarrow *$
XNBL A,*	$A_{3-0} \longleftrightarrow *_{3-0}$
TRNS USP, LRB	$USP_{15-3} \leftarrow LRB_{12-0}$ $USP_{2-0} \leftarrow 0$
TRNS LRB, USP	$LRB_{12-0} \leftarrow USP_{15-3}$ $LRB_{15-13} \leftarrow 0$

Push & Pop

Instruction	Function
PUSHU *	$* \rightarrow \text{USER STACK}$
POPU A	$A \leftarrow \text{USER STACK}$
PUSHS *	$* \rightarrow \text{SYSTEM STACK}$
POPS *	$* \leftarrow \text{SYSTEM STACK}$

Instruction	Function
LB A,*	$A_L \leftarrow *$
STB A,*	$A_L \rightarrow *$
MOVB A,*	$A_L \leftarrow *$
MOVB *, A	$* \leftarrow A_L$
MOVB *, #	$* \leftarrow \text{Imme.}$
MOVB r,*	$r \leftarrow *$
MOVB d,*	$(d) \leftarrow *$
MOVB PSW0,*	$PSW0 \leftarrow *$
MOVB SCB,*	$SCB \leftarrow *$
CLRB *	$* \leftarrow 0$
SWAPB	$A_{7-4} \longleftrightarrow A_{3-0}$
XCHGB	$A_L \longleftrightarrow *$

Instruction	Function
PUSHUB *	$* \rightarrow \text{USER STACK}$
POPUB A	$A_L \leftarrow \text{USER STACK}$

Rotate & Shift

Instruction		Function
ROL	*	Rotate ←
ROR	*	Rotate →
SLL	*	Shift ← Logical
SRL	*	Shift → Logical
SRA	*	Shift → Arithmetic

Instruction		Function
ROLB	*	Rotate ←
RORB	*	Rotate →
SLLB	*	Shift ← Logical
SRLB	*	Shift → Logical
SRAB	*	Shift → Arithmetic

Increment & Decrement

Instruction		Function
INC	*	* ← *+1
DEC	*	* ← *-1

Instruction		Function
INCB	*	* ← *+1
DECB	*	* ← *-1

ROM Table Reference

Instruction		Function
LC	A,*	A ← *(ROM)
CMPC	A,*	A ← *(ROM)

Instruction		Function
LCB	A,*	A _L ← *(ROM)
CMPCB	A,*	A _L ← *(ROM)

Arithmetic Operation

Instruction	Function
MUL	$er1: A \leftarrow A \times er0$
DIV	$er0: A \leftarrow er0: A / er2$
ADD A, *	$A \leftarrow A + *$
ADD *, A	$* \leftarrow * + A$
ADD *, d	$* \leftarrow * + (d)$
ADD *, #	$* \leftarrow * + Imme.$
ADC A, *	$A \leftarrow A + * + C$
ADC *, A	$* \leftarrow * + A + C$
ADC *, d	$* \leftarrow * + (d) + C$
ADC *, #	$* \leftarrow * + Imme. + C$
SUB A, *	$A \leftarrow A - *$
SUB *, A	$* \leftarrow * - A$
SUB *, d	$* \leftarrow * - (d)$
SUB *, #	$* \leftarrow * - Imme.$
SBC A, *	$A \leftarrow A - * - C$
SBC *, A	$* \leftarrow * - A - C$
SBC *, d	$* \leftarrow * - (d) - C$
SBC *, #	$* \leftarrow * - Imme. - C$

Instruction	Function
MULB	$A \leftarrow A_L \times r0$
DIVB	$A \leftarrow A / r0$
ADDB A, *	$A_L \leftarrow A_L + *$
ADDB *, A	$* \leftarrow * + A_L$
ADDB *, d	$* \leftarrow * + (d)$
ADDB *, #	$* \leftarrow * + Imme.$
ADCB A, *	$A_L \leftarrow A_L + * + C$
ADCB *, A	$* \leftarrow * + A_L + C$
ADCB *, d	$* \leftarrow * + (d) + C$
ADCB *, #	$* \leftarrow * + Imme. + C$
SUBB A, *	$A_L \leftarrow A_L - *$
SUBB *, A	$* \leftarrow * - A_L$
SUBB *, d	$* \leftarrow * - (d)$
SUBB *, #	$* \leftarrow * - Imme.$
SBCB A, *	$A_L \leftarrow A_L - * - C$
SBCB *, A	$* \leftarrow * - A_L - C$
SBCB *, d	$* \leftarrow * - (d) - C$
SBCB *, #	$* \leftarrow * - Imme. - C$

Logical Operation

Instruction	Function
AND A, *	$A \leftarrow A \text{ and } *$
AND *, A	$* \leftarrow * \text{ and } A$
AND *, d	$* \leftarrow * \text{ and } (d)$
AND *, #	$* \leftarrow * \text{ and Imme.}$
OR A, *	$A \leftarrow A \text{ or } *$
OR *, A	$* \leftarrow * \text{ or } A$
OR *, d	$* \leftarrow * \text{ or } (d)$
OR *, #	$* \leftarrow * \text{ or Imme.}$
XOR A, *	$A \leftarrow A \text{ xor } *$
XOR *, A	$* \leftarrow * \text{ xor } A$
XOR *, d	$* \leftarrow * \text{ xor } (d)$
XOR *, #	$* \leftarrow * \text{ xor Imme.}$

Instruction	Function
ANDB A, *	$A_L \leftarrow A_L \text{ and } *$
ANDB *, A	$* \leftarrow * \text{ and } A_L$
ANDB *, d	$* \leftarrow * \text{ and } (d)$
ANDB *, #	$* \leftarrow * \text{ and Imme.}$
ORB A, *	$A_L \leftarrow A_L \text{ or } *$
ORB *, A	$* \leftarrow * \text{ or } A_L$
ORB *, d	$* \leftarrow * \text{ or } (d)$
ORB *, #	$* \leftarrow * \text{ or Imme.}$
XORB A, *	$A_L \leftarrow A_L \text{ xor } *$
XORB *, A	$* \leftarrow * \text{ xor } A_L$
XORB *, d	$* \leftarrow * \text{ xor } (d)$
XORB *, #	$* \leftarrow * \text{ xor Imme.}$

Comparison

Instruction	Function
CMP A, *	$A - *$
CMP *, A	$* - A$
CMP *, d	$* - (d)$
CMP *, #	$* - \text{Imme.}$

Instruction	Function
CMPB A, *	$A_L - *$
CMPB *, A	$* - A_L$
CMPB *, d	$* - (d)$
CMPB *, #	$* - \text{Imme.}$

Stack Operation

Instruction	Function
ADD A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A + [USP]$
ADC A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A + [USP] + C$
SUB A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A - [USP]$
SBC A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A - [USP] - C$
AND A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A \text{ and } [USP]$
OR A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A \text{ or } [USP]$
XOR A. [+USP]	$USP \leftarrow USP + 2, A \leftarrow A \text{ xor } [USP]$
CMP A. [+USP]	$USP \leftarrow USP + 2, A - [USP]$

Decimal Adjust

Instruction	Function
DAA	Decimal Adjust for Addition
DAS	Decimal Adjust for Substruct

Bit Operation

Instruction	Function
SBR *	$\text{bit} \leftarrow 1$
RBR *	$\text{bit} \leftarrow 0$
MBR C, *	$C \leftarrow \text{bit}$
MBR *, C	$\text{bit} \leftarrow C$
TRB *	$Z \leftarrow \text{bit}$

Instruction	Function
SB *	$\text{bit} \leftarrow 1$
RB *	$\text{bit} \leftarrow 0$
MB C, *	$C \leftarrow \text{bit}$
MB *, C	$\text{bit} \leftarrow C$

Execute

Instruction	Function
EX *	Execute Specified Data as the Instruction

Jump & Call

Instruction	Function
SJ adrs	Short Jump
J *	Jump
JC EQ, adrs	Jump if '='
JC LE, adrs	Jump if '< ='
JC GE, adrs	Jump if '> ='
JBS bit, adrs	Jump if bit-on
JRNZ, DP, adrs	Loop Function

Instruction	Function
SCAL adrs	Short Call
CAL *	Call Subroutine
JC NE, adrs	Jump if '≠'
JC LT, adrs	Jump if '<'
JC GT, adrs	Jump if '<'
JBR bit, adrs	Jump if bit-off
VCAL adrs	Vector Call

Return

Instruction	Function
RT	Return from Subroutine
RTI	Return from Interrupt

String Operation

Instruction	Function
SMOVI	String Transfer with Increasing Pointers
SMOVD	String Transfer with Decreasing Pointers
SCMP	String Compare

Others

Instruction	Function
SC	$C \leftarrow 1$
SS	STACK FLAG $\leftarrow 1$
NOP	No Operation

Instruction	Function
RC	$C \leftarrow 0$
BRK	Software Reset

(Note)

...
'#' and 'imme.'
'←' and '→'

Addressing expression (See Addressing mode)
Immediate value
Bit-shift direction

ABSOLUTE MAXIMUM RATING (TARGET SPECIFICATION)

Item	Symbol	Condition	Value	Unit
Power Supply Voltage	V_{DD}	$T_a = 25^{\circ}\text{C}$	$-0.3 \sim 7.0$	V
Input Voltage	V_I		$-0.3 \sim V_{DD}$	V
Output Voltage	V_O		$-0.3 \sim V_{DD}$	V
Analog Reference Voltage	V_R		$-0.3 \sim V_{DD}$	V
Analog Input Voltage	V_{AI}		$-0.3 \sim V_R$	V
Power Desipation	P_D	$T_a = 25^{\circ}\text{C}$, per Package	400 Max.	mW
		$T_a = 25^{\circ}\text{C}$, per Output	50 Max.	mW
Storage Temperature	T_{STG}	—	$-55 \sim 150$	$^{\circ}\text{C}$

OPERATING RANGE

Item	Symbol	Condition	Value	Unit
Power Supply Voltage	V_{DD}	$f(\text{OSC}) \leq 10 \text{ MHz}$	$4.5 \sim 5.5$	V
Data Retention Voltage	V_{DDH}	$f(\text{OSC}) = 0 \text{ Hz}$	$2 \sim 6$	V
Analog Reference Voltage	V_R	—	$4.5 \sim V_{DD}$	V
Analog Ground Voltage	V_{AG}		$0 \sim 0.2$	V
Analog Input Voltage	V_{AI}		$V_{AG} \sim V_R$	V
Fan Out	N	MOS Load	30	
		TTL Load	$P_{00} \sim P_{07}$	2
			$P_{10} \sim P_{47}$	1

DC CHARACTERISTICS (TARGET SPECIFICATION)(V_{DD} = 5V ±10%, T_a = -40 ~ +85°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage *1,*2,*3,*7	V _{IH}	—	2.4		V _{DD}	V
"H" Input Voltage *6,*7,*9	V _{IH}	—	4.0		V _{DD}	V
"L" Input Voltage *1,*2,*3,*7	V _{IL}	—	-3.0		0.8	V
"L" Input Voltage *6,*8,*9	V _{IL}	—	-0.3		0.8	V
"H" Output Voltage *1,*2,*4,*5	V _{OH}	I _O = -30 μA	4.2			V
"H" Output Voltage *10	V _{OH}	I _O = -15 μA	4.2			V
"L" Output Voltage *1,*4	V _{OL}	I _O = 3.2 mA			0.45	V
"L" Output Voltage *2,*5	V _{OL}	I _O = 1.6 mA			0.45	V
"L" Output Voltage *10	V _{OL}	I _O = -15 μA			0.4	V
Input Current *1,*2,*3,*7,*8	I _{IH} /I _{IL}	V _I = V _{DD} /0V			1/-1	μA
Input Current *6	I _{IH} /I _{IL}	V _I = V _{DD} /0V			1/-20	μA
Input Current *9	I _{IH} /I _{IL}	V _I = V _{DD} /0V			10/-10	μA
"H" Output Current *1,*2,*4,*5	I _{OH}	V _O = 2.4V	-0.2			mA
Analog Reference Voltage Supply Resistance	R _R	V _{AG} = 0V		16		KΩ
Analog Input Leak Current	R _{LAI}	V _{AG} = 0V			±1	μA
Analog Input Impedance	R _{AI}	A/D Converter Active and In Sampling Condition		1		MΩ
	C _{AI}			10		pF
Input Capacity	C _I	f = 1MHz, T _a = 25°C		5		pF
Output Capacity	C _O	f = 1MHz, T _a = 25°C		7		pF
Current Consumption (Stop)	I _{DDs}	V _{DD} = 2V, No Load, T _a = 25°C		0.2		μA
		No Load		1		μA
Current Consumption	I _{DD}	f (OSC) = 10MHz, No Load		20		mA

*1 Specification applied to P0

*2 Specification applied to P1, P2, P3, P4

*3 Specification applied to P5

*4 Specification applied to ALE, PSEN, RD, WR

*5 Specification applied to RESOUT

*6 Specification applied to RES, NMI

*7 Specification applied to READY, EA

*8 Specification applied to FLT

*9 Specification applied to OSC₀*10 Specification applied to OSC₁

AC CHARACTERISTICS (TARGET SPECIFICATION)**External Program Memory Control**(V_{DD} = 5V ±10%, Ta = -40 ~ +85°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
OSC Clock Pulse Width	t _{φW}	—	50			nS
ALE Pulse Width	t _{AW}	—	100			nS
PSEN Pulse Width	t _{PW}	—	250			nS
PSEN Pulse Delay Time	t _{PAD}	C _L = 50pF			t _{φW} +20	nS
"L" Address Set Up Time	t _{AAS}		t _{φW} -30		t _{φW} +30	nS
"L" Address Hold Time	t _{AAH}		t _{φW} -30		t _{φW} +30	nS
"H" Address Delay Time	t _{AAD}				t _{φW} +30	nS
"H" Address Hold Time	t _{APH}		t _{φW} -10		t _{φW} +40	nS
Instruction Set Up Time	t _{IS}		80			nS
Instruction Hold Time	t _{IH}		50			nS

External Data Memory Control(V_{DD} = 5V ±10%, Ta = -40 ~ +85°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
OSC Clock Pulse Width	t _{φW}	—	50			nS
ALE Pulse Width	t _{AW}	—	100			nS
RD Pulse Width	t _{RW}	—	250			nS
WR Pulse Width	t _{WW}	—	200			nS
RD Pulse Delay Time	t _{RAD}	C _L = 50pF			t _{φW} +20	nS
WR Pulse Delay Time	t _{WAD}				t _{φW} +20	nS
"L" Address Set Up Time	t _{AAS}		t _{φW} -30		t _{φW} +30	nS
"L" Address Hold Time	t _{AAH}		t _{φW} -30		t _{φW} +30	nS
"H" Address Delay Time	t _{AAD}				t _{φW} +30	nS
"H" Address Hold Time (RD)	t _{ARH}		t _{φW} -10		t _{φW} +40	nS
"H" Address Hold Time (WR)	t _{AWH}		2t _{φW} -10		2t _{φW} +40	nS
Memory Data Set Up Time	t _{MS}		80			nS
Memory Data Hold Time	t _{MH}		50			nS
Data Delay Time	t _{DD}				t _{φW} +30	nS
Data Hold Time	t _{DH}		2t _{φW} -10		2t _{φW} +40	nS

A/D CONVERSION CHARACTERISTICS (TARGET SPECIFICATION)

($V_{DD} = 5V \pm 10\%$,)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Resolution	n	$V_R = V_{DD}$ $V_{AG} = GND = 0V$ Analog Input Impedance $\leq 5K\Omega$ $T_a = 25^\circ C$		10		Bits
Zero Point Error	E_{ZS}			± 2		LSB
Full Scale Error	E_{FS}			± 2		LSB
Linearity Error	E_L			± 3		LSB
Input Crosstalk				± 2		LSB
Channel Conversion Speed	t_C		64		320	$\mu s/CH$

TIMING CHART

