

OKI semiconductor

MSM80C154/ MSM83C154

CMOS 8-bit One-Chip Microcontroller

GENERAL DESCRIPTION

The MSM83C154/MSM80C154 is a high performance 8-bit one-chip microcontroller implementing large integration, high speed and low power consumption by 2 μ m silicon gate CMOS process technology.


The MSM83C154 features 16K byte ROM, 256 byte RAM, 32 I/O ports, three 16-bit timer/counters, multifunctional serial port and clock generator. In addition, the MSM83C154 has three standby modes enabling further power reduction.

The MSM80C154 is identical to the MSM83C154 except the omission of 16K byte ROM.

FEATURES


- Fully static circuit
- On-chip program memory : 16K x 8 bit ROM (MSM83C154 only)
- On-chip data memory : 256 x 8 bit RAM
- External program memory address space : 64K bytes
- External data memory address space : 64K bytes
- I/O ports
(Port 1, 2, 3, impedance programmable) : 32
- 16-bit timer/counters
(includes watch dog timer & 32 bit timer) : 3
- Multifunctional serial port : I/O Expansion mode
: UART mode (featuring error detection)
- 6-source 2-priority level
interrupt and multi-level
interrupt available by programming IP and IE registers
- Memory-mapped special function registers
- Bit addressable data memory and SFRs
- Minimum instruction cycle : 0.75 μ s @16 MHz operation
16 MHz version of MSM83C154 (12 MHz < XTAL1 \cdot 2
< 16 MHz) is now under development.
- "Multiply"/"divide" instruction cycle : 3 μ s @16 MHz operation
- Standby functions : Idle mode (CPU halt)
: Power down mode (Oscillator stop)
Activated by Software or Hardware; Providing ports with
floating or active status
The software power down mode is terminated by
interrupt signal enabling execution from the interrupted
address.
- Lower power consumption achieved by 2 μ m silicon gate CMOS process
- Upward compatible with MSM80C51/80C31
- Packages : 40-pin DIP, 44-pin flat package and 44-pin PLCC

CIRCUIT BLOCK DIAGRAM



• MSM80C154/83C154 •

PIN CONFIGURATION




PIN FUNCTIONS

Pin Name	Description
P0.0 ~ P0.7	Bidirectional I/O ports. They are also the data/address bus (input/output of data and output of lower 8-bit address when external memory is accessed). They are open drain output when used as I/O ports, but tri-state output when used as data/address bus.
P1.0 ~ P1.7	P1.0 to P1.7 are quasi-bidirectional I/O ports. Two of them have the following secondary functions: <ul style="list-style-type: none"> • P1.0 (T2) : Used as external clock input pin for the timer/counter 2. • P1.1 (T2EX) : Used as trigger input for the timer/counter 2 to be reloaded or captured; causing the timer/counter 2 interrupt.

PIN FUNCTIONS (CONT.)

Pin Name	Description
P2.0 ~ P2.7	P2.0 to P2.7 are quasi-bidirectional I/O ports. They also output the higher 8-bit address when an external memory is accessed. They are pulled up internally when used as input ports.
P3.0 ~ P3.7	<p>P3.0 to P3.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. They also have the following secondary functions:</p> <ul style="list-style-type: none"> ●P3.0 (RXD) Serial data input/output in the I/O expansion mode and serial data input in the UART mode when the serial port is used. ●P3.1 (TXD) Synchronous clock output in the I/O expansion mode and serial data output in the UART mode when the serial port is used. ●P3.2 ($\overline{\text{INT0}}$) Used as input pin for the external interrupt 0, and as count-up control pin for the timer/counter 0. ●P3.3 ($\overline{\text{INT1}}$) Used as input pin for the external interrupt 1, and as count-up control pin for the timer/counter 1. ●P3.4 (T0) Used as external clock input pin for the timer/counter 0. ●P3.5 (T1) Used as external clock input pin for the timer/counter 1 and power down mode control input pin. ●P3.6 ($\overline{\text{WR}}$) Output of the write strobe signal when data is written into external data memory. ●P3.7 ($\overline{\text{RD}}$) Output of the read strobe signal when data is read from external data memory.
ALE	Address latch enable output for latching the lower 8-bit address during external memory access. Two ALE pulses are activated per machine cycle except during external data memory access at which time one ALE pulse is skipped.
$\overline{\text{PSEN}}$	Program store enable output which enable the external memory output to the bus during external program memory access. Two $\overline{\text{PSEN}}$ pulses are activated per machine cycle except during external data memory access at which two $\overline{\text{PSEN}}$ pulses are skipped.
$\overline{\text{EA}}$	When $\overline{\text{EA}}$ is held at "H" level, the MSM83C154 executes instructions from internal program memory at address 0000H to 3FFFH, and executes instructions from external program memory above address 3FFFH. When $\overline{\text{EA}}$ is held at "L" level, the MSM80C154/MSM83C154 executes instructions from external program memory for all addresses.
RESET	If this pin remains "H" for at least 1 μ second, the MSM80C154/MSM83C154 is reset. Since this pin is pulled down internally, a power-on reset is achieved by simply connecting a capacitor between Vcc and this pin.
XTAL1	Oscillator inverter input pin. External clock is input through XTAL1 pin.
XTAL2	Oscillator inverter output pin.
VCC	Power supply pin during both normal operation and standby operations.
VSS	GND pin.

DATA MEMORY AND SPECIAL FUNCTION REGISTER LAYOUT DIAGRAM



DETAILED DIAGRAM OF DATA MEMORY (RAM)

0FFH									255			
7FH									127			
2FH	7F	7E	7D	7C	7B	7A	79	78	47	DIRECT BIT ADDRESSING	DIRECT BYTE ADDRESSING	INDIRECT ADDRESSING
2EH	77	76	75	74	73	72	71	70	46			
2DH	6F	6E	6D	6C	6B	6A	69	68	45			
2CH	67	66	65	64	63	62	61	60	44			
2BH	5F	5E	5D	5C	5B	5A	59	58	43			
2AH	57	56	55	54	53	52	51	50	42			
29H	4F	4E	4D	4C	4B	4A	49	48	41			
28H	47	46	45	44	43	42	41	40	40			
27H	3F	3E	3D	3C	3B	3A	39	38	39			
26H	37	36	35	34	33	32	31	30	38			
25H	2F	2E	2D	2C	2B	2A	29	28	37			
24H	27	26	25	24	23	22	21	20	36			
23H	1F	1E	1D	1C	1B	1A	19	18	35			
22H	17	16	15	14	13	12	11	10	34			
21H	0F	0E	0D	0C	0B	0A	09	08	33			
20H	07	06	05	04	03	02	01	00	32			
1FH	Bank 3								31	REGISTER ADDRESSING		
18H									24			
17H	Bank 2								23			
10H									16			
0FH	Bank 1								15			
08H									8			
07H	Bank 0								7			
00H									0			

DETAILED DIAGRAM OF SPECIAL FUNCTION REGISTERS

Direct Byte Address	Bit Address								Special Function Register Symbol
	(MSB)							(LSB)	
	WDT	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF	
0F8H	FF	FE	FD	FC	FB	FA	F9	F8	IOCON
0F0H	F7	F6	F5	F4	F3	F2	F1	F0	B
0E0H	E7	E6	E5	E4	E3	E2	E1	E0	ACC
	CY	AC	F0	RS1	RS0	OV	F1	P	
0D0H	D7	D6	D5	D4	D3	D2	D1	D0	PSW
0CDH	Not Bit Addressable								TH2
0CCH	Not Bit Addressable								TL2
0CBH	Not Bit Addressable								RCAP2H
0CAH	Not Bit Addressable								RCAP2L
	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
0C8H	CF	CE	CD	CC	CB	CA	C9	C8	T2CON
	PCT		PT2	PS	PT1	PX1	PT0	PX0	
0B8H	BF	—	BD	BC	BB	BA	B9	B8	IP
0B0H	B7	B6	B5	B4	B3	B2	B1	B0	P3
	EA		ET2	ES	ET1	EX1	ET0	EX0	
0A8H	AF	—	AD	AC	AB	AA	A9	A8	IE
0A0H	A7	A6	A5	A4	A3	A2	A1	A0	P2
99H	Not Bit Addressable								SBUF
	SM0	SM1	SM2	REN	TB8	RB8	T1	R1	
98H	9F	9E	9D	9C	9B	9A	99	98	SCON
90H	97	96	95	94	93	92	91	90	P1

Direct Byte Address	Bit Address								Special Function Register Symbol
	(MSB)				(LSB)				
8DH	Not Bit Addressable								TH1
8CH	Not Bit Addressable								TH0
8BH	Not Bit Addressable								TL1
8AH	Not Bit Addressable								TL0
89H	Not Bit Addressable								TMOD

	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
88H	8F	8E	8D	8C	8B	8A	89	88	TCON
87H	Not Bit Addressable								PCON

83H	Not Bit Addressable								DPH
82H	Not Bit Addressable								DPL
81H	Not Bit Addressable								SP
80H	87	86	85	84	83	82	81	80	P0

SPECIAL FUNCTION REGISTERS

Timer mode register (TMOD)

[illegible]

Timer control register (TCON)

[illegible]

Serial port control register (SCON)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0
SCON	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
BIT LOCATION	FLAG	FUNCTION							
SCON.0	RI	<p>"End of serial port reception" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been received when in mode 0, or by the STOP bit when in any other mode. In mode 2 or 3, however, RI is not set if the RB8 data is "0" with SM2 = "1". RI is set in mode 1 if STOP bit is received when SM2 = "1".</p>							
SCON.1	TI	<p>"End of serial port transmission" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been sent when in mode 0, or after the last bit of data has been sent when in any other mode.</p>							
SCON.2	RB8	<p>The ninth bit of data received in mode 2 or 3 is passed to RB8. The STOP bit is applied to RB8 if SM2 = "0" when in mode 1. RB8 can not be used in mode 0.</p>							
SCON.3	TB8	<p>The TB8 data is sent as the ninth data bit when in mode 2 or 3. Any desired data can be set in TB8 by software.</p>							
SCON.4	REN	<p>Reception enable control bit No reception when REN = "0". Reception enabled when REN = "1".</p>							
SCON.5	SM2	<p>If the ninth bit of received data is "0" with SM2 = "1" in mode 2 or 3, the "end of reception" signal is not set in the RI flag. Nor is the "end of reception" signal set in the RI flag if the STOP bit is not "1" when SM2 = "1" in mode 1.</p>							
SCON.6	SM1	SM0	SM1	MODE					
		0	0	0	8-bit shift register I/O				
		0	1	1	8-bit UART variable baud rate				
SCON.7	SM0	1	0	2	9-bit UART 1/32 XTAL1, 1/64 XTAL1 baud rate				
		1	1	3	9-bit UART variable baud rate				

Interrupt enable register (IE)

[illegible]

[illegible]

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	52
--	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	----

LIST OF INSTRUCTIONS

LIST OF INSTRUCTION SYMBOLS

A	: Accumulator
AB	: Register pair
AC	: Auxiliary carry flag
B	: Arithmetic operation register
C	: Carry flag
DPTR	: Data pointer
PC	: Program counter
Rr	: Register indicator (r = 0 ~ 7)
SP	: Stack pointer
AND	: Logical product
OR	: Logical sum
XOR	: Exclusive OR
+	: Addition
-	: Subtraction
X	: Multiplication
/	: Division
(X)	: Denotes the contents of X
((X))	: Denotes the contents of address determined by the contents of X
#	: Denotes the immediate data
@	: Denotes the indirect address
=	: Equality
≠	: Non equality
←	: Substitution
→	: Substitution
-	: Negation
<	: Smaller than
>	: Larger than
bit address	: RAM and the special function register bit specifier address ($b_0 \sim b_7$)
code address	: Absolute address ($A_0 \sim A_{15}$)
data	: Immediate data ($I_0 \sim I_7$)
relative offset	: Relative jump address offset value ($R_0 \sim R_7$)
direct address	: RAM and the special function register byte specifier address ($a_0 \sim a_7$)



MSM80C154/MSM83C154 INSTRUCTION TABLE

L H	0 0000	1 0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111
0 0000	NOP	AJMP address 11 (Page 0)	LJMP address 16	RR A	INC A	INC direct	INC @R0	INC @R1
1 0001	JBC bit, rel	ACALL address 11 (Page 0)	LCALL address 16	RRC A	DEC A	DEC direct	DEC @R0	DEC @R1
2 0010	JB bit, rel	AJMP address 11 (Page 1)	RET	RL A	ADD A, #data	ADD A, direct	ADD A, @R0	ADD A, @R1
3 0011	JNB bit, rel	ACALL address 11 (Page 1)	RETI	RLC A	ADDC A, #data	ADDC A, direct	ADDC A, @R0	ADDC A, @R1
4 0100	JC bit, rel	AJMP address 11 (Page 2)	ORL direct, A	ORL direct, #data	ORL A, #data	ORL A, direct	ORL A, @R0	ORL A, @R1
5 0101	JNC rel	ACALL address 11 (Page 2)	ANL direct, A	ANL direct, #data	ANL A, #data	ANL A, direct	ANL A, @R0	ANL A, @R1
6 0110	JZ rel	AJMP address 11 (Page 3)	XRL direct, A	XRL direct, #data	XRL A, #data	XRL A, direct	XRL A, @R0	XRL A, @R1
7 0111	JNZ rel	ACALL address 11 (Page 3)	ORL C, bit	JMP @A+DPTR	MOV A, #data	MOV direct, #data	MOV @R0, #data	MOV @R1, #data
8 1000	SJMP rel	AJMP address 11 (Page 4)	ANL C, bit	MOVC A, @A+PC	DIV AB	MOV direct 1, direct 2	MOV direct, @R0	MOV direct, @R1
9 1001	MOV DPTR #data 16	ACALL address 11 (Page 4)	MOV bit, C	MOVC A, @A+DPTR	SUBB A, #data	SUBB A, direct	SUBB A, @R0	SUBB A, @R1
A 1010	ORAL C, bit	AJMP address 11 (Page 5)	MOV C, bit	INC DPTR	MUL AB		MOV @R0, direct	MOV @R1, direct
B 1011	ANLC, bit	ACALL address 11 (Page 5)	CPL bit	CPL C	CJNE A, #data, rel	CJNE A, direct, rel	CJNE @R0, #data, rel	CJNE @R1, #data, rel
C 1100	PUSH direct	AJMP address 11 (Page 6)	CLR bit	CLR C	SWAP A	XCH A, direct	XCH A, @R0	XCH A, @R1
D 1101	POP direct	ACALL address 11 (Page 6)	SETB bit	SETB C	DA A	DJNZ direct, rel	XCHD A, @R0	XCH A, @R1
E 1110	MOVX A, @DPTR	AJMP address 11 (Page 7)	MOVX A, @R0	MOVX A, @R1	CLR A	MOV A, direct	MOV A, @R0	MOV A, @R1
F 1111	MOVX @DPTR, A	ACALL address 11 (Page 7)	MOVX @R0, A	MOVX @R1, A	CPL A	MOV direct, A	MOV @R0, A	MOV @R1, A



2 BYTE	3 BYTE
MNEMONIC	
2 CYCLE	4 CYCLE

L H	8 1000	9 1001	A 1010	B 1011	C 1100	D 1101	E 1110	F 1111
0 0000	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
1 0001	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
2 0010	ADD A, R0	ADD A, R1	ADD A, R2	ADD A, R3	ADD A, R4	ADD A, R5	ADD A, R6	ADD A, R7
3 0011	ADDC A, R0	ADDC A, R1	ADDC A, R2	ADDC A, R3	ADDC A, R4	ADDC A, R5	ADDC A, R6	ADDC A, R7
4 0100	ORL A, R0	ORL A, R1	ORL A, R2	ORL A, R3	ORL A, R4	ORL A, R5	ORL A, R6	ORL A, R7
5 0101	ANL A, R0	ANL A, R1	ANL A, R2	ANL A, R3	ANL A, R4	ANL A, R5	ANL A, R6	ANL A, R7
6 0110	XRL A, R0	XRL A, R1	XRL A, R2	XRL A, R3	XRL A, R4	XRL A, R5	XRL A, R6	XRL A, R7
7 0111	MOV R0, #data	MOV R1, #data	MOV R2, #data	MOV R3, #data	MOV R4, #data	MOV R5, #data	MOV R6, #data	MOV R7, #data
8 1000	MOV direct, R0	MOV direct, R1	MOV direct, R2	MOV direct, R3	MOV direct, R4	MOV direct, R5	MOV direct, R6	MOV direct, R7
9 1001	SUBB A, R0	SUBB A, R1	SUBB A, R2	SUBB A, R3	SUBB A, R4	SUBB A, R5	SUBB A, R6	SUBB A, R7
A 1010	MOV R0, direct	MOV R1, direct	MOV R2, direct	MOV R3, direct	MOV R4, direct	MOV R5, direct	MOV R6, direct	MOV R7, direct
B 1011	CJNE R0, #data, rel	CJNE R1, #data, rel	CJNE R2, #data, rel	CJNE R3, #data, rel	CJNE R4, #data, rel	CJNE R5, #data, rel	CJNE R6, #data, rel	CJNE R7, #data, rel
C 1100	XCH A, R0	XCH A, R1	XCH A, R2	XCH A, R3	XCH A, R4	XCH A, R5	XCH A, R6	XCH A, R7
D 1101	DJNZ R0 rel	DJNZ R1 rel	DJNZ R2, rel	DJNZ R3, rel	DJNZ R4, rel	DJNE R5, rel	DJNE R6, rel	DJNE R7, rel
E 1110	MOV A, R0	MOV A, R1	MOV A, R2	MOV A, R3	MOV A, R4	MOV A, R5	MOV A, R6	MOV A, R7
F 1111	MOV R0, A	MOV R1, A	MOV R2, A	MOV R3, A	MOV R4, A	MOV R5, A	MOV R6, A	MOV R7, A

INSTRUCTION SET DETAILS

Type	Mnemonic	Instruction Code	Bytes	Cycles	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Arithmetic operation instructions	ADD A, Rr	0 0 1 0 1 r ₂ r ₁ r ₀	1	1	(AC), (0V), (C), (A) ← (A)+(Rr)
	ADD A, direct	0 0 1 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(AC), (0V), (C), (A) ← (A)+(direct address)
	ADD A, @Rr	0 0 1 0 0 1 1 r ₀	1	1	(AC), (0V), (C), (A) ← (A)+((Rr))
	ADD A, #data	0 0 1 0 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(AC), (0V), (C), (A) ← (A)+#data
	ADDC A, Rr	0 0 1 1 1 r ₂ r ₁ r ₀	1	1	(AC), (0V), (C), (A) ← (A)+(C)+(Rr)
	ADDC A, direct	0 0 1 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(AC), (0V), (C), (A) ← (A)+(C)+(direct address)
	ADDC A, @Rr	0 0 1 1 0 1 1 r ₀	1	1	(AC), (0V), (C), (A) ← (A)+(C)+((Rr))
	ADDC A, #data	0 0 1 1 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(AC), (0V), (C), (A) ← (A)+(C)+#data
	SUBB A, Rr	1 0 0 1 1 r ₂ r ₁ r ₀	1	1	(AC), (0V), (C), (A) ← (A)-((C))+((Rr))
	SUBB A, direct	1 0 0 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(AC), (0V), (C), (A) ← (A)-((C)+(direct address))
	SUBB A, @Rr	1 0 0 1 0 1 1 r ₀	1	1	(AC), (0V), (C), (A) ← (A)-((C)+((Rr))
	SUBB A, #data	1 0 0 1 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(AC), (0V), (C), (A) ← (A)-((C)+#data)
	MUL AB	1 0 1 0 0 1 0 0	1	4	(AB) ← (A) × (B)
	DIV AB	1 0 0 0 0 1 0 0	1	4	(A) quotient, (B) remainder ← (A)/(B)
Accumulation operation instructions	DA A	1 1 0 1 0 1 0 0	1	1	When the contents of accumulator bits 0 thru 3 are greater than 9, or when auxiliary carry (AC) is 1, 6 is added to bits 0 thru 3. Bits 4 thru 7 are then examined, and when bits 4 thru 7 following compensation of lower bits 0 thru 3 is greater than 9, or when carry (C) is 1, 6 is added to bits 4 thru 7. As a result, the carry flag can be set, but cannot be cleared.
	CLR A	1 1 1 0 0 1 0 0	1	1	(A) ← 0
	CPL A	1 1 1 1 0 1 0 0	1	1	(A) ← $\overline{(A)}$
	RL A	0 0 1 0 0 0 1 1	1	1	Accumulator 
	RLC A	0 0 1 1 0 0 1 1	1	1	Accumulator 

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycles	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Accumulator operation instructions	RR A	0 0 0 0 0 0 1 1	1	1	Accumulator 
	RRC A	0 0 0 1 0 0 1 1	1	1	Accumulator 
	SWAP A	1 1 0 0 0 1 0 0	1	1	(A ₄ ~ ₇) ↔ (A ₀ ~ ₃)
Increment/decrement	INC A	0 0 0 0 0 1 0 0	1	1	(A) ← (A)+1
	INC Rr	0 0 0 0 1 r ₂ r ₁ r ₀	1	1	(Rr) ← (Rr)+1
	INC direct	0 0 0 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (direct address)+1
	INC @Rr	0 0 0 0 0 1 1 r ₀	1	1	((Rr)) ← ((Rr))+1
	INC DPTR	1 0 1 0 0 0 1 1	1	2	(DPTR) ← (DPTR)+1
	DEC A	0 0 0 1 0 1 0 0	1	1	(A) ← (A)-1
	DEC Rr	0 0 0 1 1 r ₂ r ₁ r ₀	1	1	(Rr) ← (Rr)-1
	DEC direct	0 0 0 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (direct address)-1
	DEC @Rr	0 0 0 1 0 1 1 r ₀	1	1	((Rr)) ← ((Rr))-1
Logical operation instructions	ANL A, Rr	0 1 0 1 1 r ₂ r ₁ r ₀	1	1	(A) ← (A) AND (Rr)
	ANL A, direct	0 1 0 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(A) ← (A) AND (direct address)
	ANL A, @Rr	0 1 0 1 0 1 1 r ₀	1	1	(A) ← (A) AND ((Rr))
	ANL A, #data	0 1 0 1 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(A) ← (A) AND #data
	ANL direct, A	0 1 0 1 0 0 1 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (direct address) AND (A)
	ANL direct, #data	0 1 0 1 0 0 1 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	3	2	(direct address) ← (direct address) AND #data
	ORL A, Rr	0 1 0 0 1 r ₂ r ₁ r ₀	1	1	(A) ← (A) OR (Rr)
	ORL A, direct	0 1 0 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(A) ← (A) OR (direct address)
	ORL A, @Rr	0 1 0 0 0 1 1 r ₀	1	1	(A) ← (A) OR ((Rr))
	ORL A, #data	0 1 0 0 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(A) ← (A) OR #data

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycles	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Logical operation instructions	ORL direct, A	0 1 0 0 0 0 1 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (direct address) OR (A)
	ORL direct, #data	0 1 0 0 0 0 1 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	3	2	(direct address) ← (direct address) OR #data
	XRL A, Rr	0 1 1 0 1 r ₂ r ₁ r ₀	1	1	(A) ← (A) XOR (Rr)
	XRL A, direct	0 1 1 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(A) ← (A) XOR (direct address)
	XRL A, @Rr	0 1 1 0 0 1 1 r ₀	1	1	(A) ← (A) XOR ((Rr))
	XRL A, #data	0 1 1 0 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(A) ← (A) XOR #data
	XRL direct, A	0 1 1 0 0 0 1 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (direct address) XOR (A)
	XRL direct, #data	0 1 1 0 0 0 1 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	3	2	(direct address) ← (direct address) XOR #data
Immediate data setting instructions	MOV A, #data	0 1 1 1 0 1 0 0 l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(A) ← #data
	MOV Rr, #data	0 1 1 1 1 r ₂ r ₁ r ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(Rr) ← #data
	MOV direct, #data	0 1 1 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	3	2	(direct address) ← #data
	MOV @Rr, #data	0 1 1 1 0 1 1 r ₀ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	2	1	(Rr) ← #data
	MOV DPTR, #data 16	1 0 0 1 0 0 0 0 l ₁₅ l ₁₄ l ₁₃ l ₁₂ l ₁₁ l ₁₀ l ₉ l ₈ l ₇ l ₆ l ₅ l ₄ l ₃ l ₂ l ₁ l ₀	3	2	(DPTR) ← #data 16
Carry flag operation instructions	CLR C	1 1 0 0 0 0 1 1	1	1	(C) ← 0
	SETB C	1 1 0 1 0 0 1 1	1	1	(C) ← 1
	CPL C	1 0 1 1 0 0 1 1	1	1	(C) ← (C)
	ANL C, bit	1 0 0 0 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	2	(C) ← (C) AND (bit address)
	ANL C, /bit	1 0 1 1 0 0 0 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	2	(C) ← (C) AND (bit address)
	ORL C, bit	0 1 1 1 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	2	(C) ← (C) OR (bit address)
	ORL C, /bit	1 0 1 0 0 0 0 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	2	(C) ← (C) OR (bit address)
	MOV C, bit	1 0 1 0 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	1	(C) ← (bit address)

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycles	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Bit operation instructions	MOV bit, C	1 0 0 1 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	2	(bit address) ← (C)
	SETB bit	1 1 0 1 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	1	(bit address) ← 1
	CLR bit	1 1 0 0 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	1	(bit address) ← 0
Data transfer instructions	CPL bit	1 0 1 1 0 0 1 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀	2	1	(bit address) ← $\overline{(\text{bit address})}$
	MOV A, Rr	1 1 1 0 1 r ₂ r ₁ r ₀	1	1	(A) ← (Rr)
	MOV A, direct	1 1 1 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(A) ← (direct address)
	MOV A, @Rr	1 1 1 0 0 1 1 r ₀	1	1	(A) ← ((Rr))
	MOV Rr, A	1 1 1 1 1 r ₂ r ₁ r ₀	1	1	(Rr) ← (A)
	MOV Rr, direct	1 0 1 0 1 r ₂ r ₁ r ₀ a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	(Rr) ← (direct address)
	MOV direct, A	1 1 1 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(direct address) ← (A)
	MOV direct, Rr	1 0 0 0 1 r ₂ r ₁ r ₀ a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	(direct address) ← (Rr)
	MOV direct, @Rr	1 0 0 0 0 1 1 r ₀ a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	(direct address) ← ((Rr))
	MOV @Rr, A	1 1 1 1 0 1 1 r ₀	1	1	((Rr)) ← (A)
Constant code instructions	MOV @Rr, direct	1 0 1 0 0 1 1 r ₀ a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	((Rr)) ← (direct address)
	MOVC A, @A+DPTR	1 0 0 1 0 0 1 1	1	2	(A) ← ((A) + (DPTR))
Data exchange instructions	MOVC A, @A+PC	1 0 0 0 0 0 1 1	1	2	(PC) ← (PC) + 1 (A) ← ((A) + (PC))
	XCH A, Rr	1 1 0 0 1 r ₂ r ₁ r ₀	1	1	(A) ↔ (Rr)
	XCH A, direct	1 1 0 0 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	1	(A) ↔ (direct address)
	XCH A, @Rr	1 1 0 0 0 1 1 r ₀	1	1	(A) ↔ ((Rr))
	XCHD A, @Rr	1 1 0 1 0 1 1 r ₀	1	1	(A ₀ ~ ₃) ↔ ((Rr ₀ ~ ₃))

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycles	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Subroutine instructions	PUSH direct	1 1 0 0 0 0 0 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	(SP) ← (SP)+1 ((SP)) ← (direct address)
	POP direct	1 1 0 1 0 0 0 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2	2	(direct address) ← ((SP)) (SP) ← (SP)-1
	ACALL addr 11	A ₁₀ A ₉ A ₈ 1 0 0 0 1 A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	2	2	(PC) ← (PC)+2 (SP) ← (SP)+1 ((SP)) ← (PC ₀ ~ ₇) (SP) ← (SP)+1 ((SP)) ← (PC ₈ ~ ₁₅) (PC ₀ ~ ₁₀) ← A ₀ ~ ₁₀
	LCALL addr 16	0 0 0 1 0 0 1 0 A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	3	2	(PC) ← (PC)+3 (SP) ← (SP)+1 ((SP)) ← (PC ₀ ~ ₇) (SP) ← (SP)+1 ((SP)) ← (PC ₈ ~ ₁₅) (PC ₀ ~ ₁₅) ← A ₀ ~ ₁₅
	RET	0 0 1 0 0 0 1 0	1	2	(PC ₈ ~ ₁₅) ← ((SP)) (SP) ← (SP)-1 (PC ₀ ~ ₇) ← ((SP)) (SP) ← (SP)-1
	RETI	0 0 1 1 0 0 1 0	1	2	(PC ₈ ~ ₁₅) ← ((SP)) (SP) ← (SP)-1 (PC ₀ ~ ₇) ← ((SP)) (SP) ← (SP)-1
Jump instructions	AJMP addr 11	A ₁₀ A ₉ A ₈ 0 0 0 0 1 A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	2	2	(PC) ← (PC)+2 (PC ₀ ~ ₁₀) ← A ₀ ~ ₁₀
	LJMP addr 16	0 0 0 0 0 0 1 0 A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	3	2	(PC ₀ ~ ₁₅) ← A ₀ ~ ₁₅
	SJMP rel	1 0 0 0 0 0 0 0 R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 (PC) ← (PC)+relative offset
	JMP @A+DPTR	0 1 1 1 0 0 1 1	1	2	(PC) ← (A)+(DPTR)
Branch instructions	CJNE A, direct, rel	1 0 1 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF (A) ≠ (direct address) THEN (PC) ← (PC)+relative offset IF (A) < (direct address) THEN (C) ← 1 ELSE (C) ← 0
	CJNE A, #data, rel	1 0 1 1 0 1 0 0 I ₇ I ₆ I ₅ I ₄ I ₃ I ₂ I ₁ I ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF (A) ≠ #data THEN (PC) ← (PC)+relative offset IF (A) < #data THEN (C) ← 1 ELSE (C) ← 0

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycle	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Branch instructions	CJNE Rr, #data, rel	1 0 1 1 1 r ₂ r ₁ r ₀ I ₇ I ₆ I ₅ I ₄ I ₃ I ₂ I ₁ I ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF ((Rr) ≠ #data) THEN (PC) ← (PC)+relative offset IF ((Rr) < #data) THEN (C) ← 1 ELSE (C) ← 0
	CJNE @Rr, #data, rel	1 0 1 1 0 1 1 r ₀ I ₇ I ₆ I ₅ I ₄ I ₃ I ₂ I ₁ I ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF ((Rr) ≠ #data) THEN (PC) ← (PC)+relative offset IF ((Rr) < #data) THEN (C) ← 1 ELSE (C) ← 0
	DJNZ Rr, rel	1 1 0 1 1 r ₂ r ₁ r ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 (Rr) ← (Rr)-1 IF (Rr) ≠ 0 THEN (PC) ← (PC)+relative offset
	DJNZ direct, rel	1 1 0 1 0 1 0 1 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 (direct address) ← (direct address)-1 IF (direct address) ≠ 0 THEN (PC) ← (PC)+relative offset
	JZ rel	0 1 1 0 0 0 0 0 R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 IF (A) = 0 THEN (PC) ← (PC)+relative offset
	JNZ rel	0 1 1 1 0 0 0 0 R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 IF (A) ≠ 0 THEN (PC) ← (PC)+relative offset
	JC rel	0 1 0 0 0 0 0 0 R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 IF (C) = 1 THEN (PC) ← (PC)+relative offset
	JNC rel	0 1 0 1 0 0 0 0 R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	2	2	(PC) ← (PC)+2 IF (C) = 0 THEN (PC) ← (PC)+relative offset
	JB bit, rel	0 0 1 0 0 0 0 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF (bit address) = 1 THEN (PC) ← (PC)+relative offset
	JNB bit, rel	0 0 1 1 0 0 0 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF (bit address) = 0 THEN (PC) ← (PC)+relative offset

INSTRUCTION SET DETAILS (CONT.)

Type	Mnemonic	Instruction Code	Bytes	Cycle	Description
		D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀			
Branch instructions	JBC bit, rel	0 0 0 1 0 0 0 0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀ R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	3	2	(PC) ← (PC)+3 IF (bit address) = 1 THEN (bit address) ← 0 (PC) ← (PC)+relative offset
External memory instructions	MOVX A, @Rr	1 1 1 0 0 0 1 r ₀	1	2	(A) ← ((Rr)) EXTERNAL RAM
	MOVX A, @DPTR	1 1 1 0 0 0 0 0	1	2	(A) ← ((DPTR)) EXTERNAL RAM
	MOVX @Rr, A	1 1 1 1 0 0 1 r ₀	1	2	(Rr) ← (A) EXTERNAL RAM
	MOVX @DPTR, A	1 1 1 1 0 0 0 0	1	2	((DPTP)) ← (A) EXTERNAL RAM
Other instructions	NOP	0 0 0 0 0 0 0 0	1	1	(PC) ← (PC)+1

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{CC}	T _a = 25 °C	-0.5 ~ 7	V
Input voltage	V _I	T _a = 25 °C	-0.5 ~ V _{CC} + 0.5	V
Storage temperature	T _{stg}		-55 ~ + 150	°C

Operational Range

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{CC}	*1 fosc = DC-16 MHz	2.5 ~ 6	V
Memory hold voltage	V _{CC}		2 ~ 6	V
Ambient temperature	T _a		-40 ~ + 85	°C

*1: 2.5 V ≤ V_{CC} < 4 V DC characteristics will be specified elsewhere.

16 MHz version of MSM83C154 (12 MHz < XTAL 1.2 ≤ 16 MHz) is being developed.

DC Characteristics

(V_{CC} = 5V ± 10%, T_a = -40 to +85°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Meas- uring circuit
Input Low Voltage	V _{IL}		-0.5		0.2 V _{CC} - 0.1	V	1
Input High Voltage	V _{IH}	Except XTAL1 and RESET	0.2 V _{CC} + 0.9		V _{CC} + 0.5	V	
Input High Voltage	V _{IHI}	XTAL1 and RESET	0.7 V _{CC}		V _{CC} + 0.5	V	
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	I _{OL} = 1.6 mA			0.45	V	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	I _{OL} = 3.2 mA			0.45	V	
Output High Voltage (PORT 1, 2, 3)	V _{OH}	I _{OH} = -60 μA V _{CC} = 5 V ± 10%	2.4			V	
		I _{OH} = -30 μA	0.75 V _{CC}			V	
		I _{OH} = -10 μA	0.9 V _{CC}			V	
Output High Voltage (PORT 0, ALE, PSEN)	V _{OHI}	I _{OH} = -400 μA V _{CC} = 5 V ± 10%	2.4			V	
		I _{OH} = -150 μA	0.75 V _{CC}			V	
		I _{OH} = -40 μA	0.9 V _{CC}			V	
Logical 0 Input Current (PORT 1, 2, 3)	I _{IL}	V _I = 0.45 V	-10		-200	μA	2
Logical 1 to 0 Transition Current (PORT 1, 2, 3)	I _{TL}	V _I = 2.0 V			-500	μA	
Input Leakage Current (PORT 0 floating, EA)	I _{LI}	V _{SS} < V _I < V _{CC}			± 10	μA	3
RESET Pulldown Resistor	R _{RST}		20	40	125	KΩ	2
Pin Capacitance	C _{IO}	T _A = 25°C, f = 1 MHz 5 V (except XTAL1)			10	pF	
Power Down Current	I _{PD}	V _{CC} = 2 ~ 6 V		1	50	μA	4

**Maximum Power Supply Current
Normal Operation I_{CC} (mA)**

V_{CC}	4 V	5 V	6 V
Freq			
0.5 MHz	1.6	2.2	3
3.5 MHz	4.3	5.7	7.5
8 MHz	8.3	11	14
12 MHz	12	16	20

**Maximum Power Supply Current
Idle Mode I_{CC} (mA)**

V_{CC}	4 V	5 V	6 V
Freq			
0.5 MHz	0.6	0.9	1.2
3.5 MHz	1.1	1.6	2.2
8 MHz	1.8	2.7	3.7
12 MHz	2.5	3.7	5

*1: $2.5 \text{ V} \leq V_{CC} < 4 \text{ V}$ DC characteristics will be specified elsewhere.


**Maximum Power Supply Current
Normal Operation I_{CC} (mA)**

V_{CC}	4.5 V	5 V	5.5 V
Freq.			
1.2 MHz	2.0	2.3	2.6
8 MHz	10	11	12.5
12 MHz	14	16	18
16 MHz	18	20	23

**Maximum Power Supply Current
Idle Mode I_{CC} (mA)**

V_{CC}	4.5 V	5 V	5.5 V
Freq.			
1.2 MHz	1.4	1.5	1.6
8 MHz	2.3	2.7	3.2
12 MHz	3.0	3.7	5.0
16 MHz	4.0	5.0	6.0

Measuring Circuits



- Note**
1. Repeated for specified input pins.
 2. Repeated for specified output pins.
 3. Input logic for specified status.

External Program Memory Access AC Characteristics


($V_{CC} = 5\text{ V} \pm 20\%$, $V_{SS} = 0\text{ V}$, $XTAL1 \cdot 2 = 12\text{ MHz}$, $T_a = -40^\circ\text{C}$ to 85°C)

$V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $12\text{ MHz} < XTAL1 \cdot 2 \leq 16\text{ MHz}$, $T_a = -40^\circ\text{C}$ to 85°C

PORT 0, ALE, and \overline{PSEN} connected with 100 pF load, other connected with 80 pF load)

Parameter	Symbol	Ratings				Unit
		16 MHz clock		Variable clock from DC to 16 MHz		
		Min.	Max.	Min.	Max.	
XTAL1·2 Oscillator Period	tCLCL	62.5		62.5		ns
ALE Pulse Width	tLHLL	85		2tCLCL-40		ns
Address Valid to ALE Low	tAVLL	18.5		1tCLCL-44		ns
Address Hold After ALE Low	tLLAX	27.5		1tCLCL-35		ns
ALE Low to Valid Instr In	tLLIV		150		4tCLCL-100	ns
ALE Low to PSEN Low	tLLPL	32.5		1tCLCL-30		ns
PSEN Pulse Width	tPLPH	152.5		3tCLCL-35		ns
PSEN Low to Valid Instr In	tPLIV		82.5		3tCLCL-105	ns
Input Instr Hold After PSEN	tPXIX	0		0		ns
Input Instr Float After PSEN	tPXIZ		42.5		1tCLCL-20	ns
PSEN to Address Valid	tPXAV	42.5		1tCLCL-20		ns
Address to Valid Instr In	tAVIV		207.5		5tCLCL-105	ns
Address Float to PSEN Low	tAZPL	0		0		ns

External program memory read cycle



External Program Memory Access AC Characteristics


(V_{CC} = 5 V ± 20%, V_{SS} = 0 V, XTAL1·2 = 12 MHz, T_a = -40 °C to 85 °C

V_{CC} = 5 V ± 10%, V_{SS} = 0 V, 12 MHz < XTAL1·2 ≤ 16 MHz, T_a = -40 °C to 85 °C


PORT 0, ALE, and $\overline{\text{PSEN}}$ connected with 100 pF load, other connected with 80 pF load)

Parameter	Symbol	Ratings				Unit
		16 MHz clock		Variable clock from DC to 16 MHz		
		Min.	Max.	Min.	Max.	
XTAL1·2 Oscillator Period	tCLCL	62.5		62.5		ns
ALE Pulse Width	tLHLL	85		2tCLCL-40		ns
Address Valid to ALE Low	tAVLL	18.5		1tCLCL-44		ns
Address Hold After ALE Low	tLLAX	27.5		1tCLCL-35		ns
RD Pulse Width	tRLRH	275		6tCLCL-100		
WR Pulse Width	tWLWH	275		6tCLCL-100		ns
RD Low to Valid Data In	tRLDV		207.5		5tCLCL-105	ns
Data Hold After RD	tRHDX	0		0		ns
Data Float After RD	tRHDZ		55		2tCLCL-70	ns
ALE Low to Valid Data In	tLLDV		400		8tCLCL-100	ns
Address to Valid Data In	tAVDV		457.5		9tCLCL-105	ns
ALE Low to RD or WR Low	tLLWL	147.5	227.5	3tCLCL-40	3tCLCL+40	ns
Address to RD or WR Low	tAVWL	180		4tCLCL-70		ns
Data Valid to WR Transition	tQVWX	22.5		1tCLCL-40		ns
Data Valid to WR High	tQVWH	332.5		7tCLCL-105		ns
Data Hold After WR	tWHQX	75		2tCLCL-50		ns
Address Float to RD Low	tAZRL		0		0	ns
RD or WR High to ALE High	tWHLH	32.5	102.5	1tCLCL-30	1tCLCL+40	ns

External data memory read cycle



External data memory write cycle




Serial Port (I/O Extension Mode) AC Characteristics

$V_{CC} = 5\text{ V} \pm 20\%$, $V_{SS} = 0\text{ V}$, $XTAL1 \cdot 2 = 12\text{ MHz}$, $T_a = -40^\circ\text{C}$ to 85°C

$V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $12\text{ MHz} < XTAL1 \cdot 2 \leq 16\text{ MHz}$, $T_a = -40^\circ\text{C}$ to 85°C

Parameter	Symbol	Min.	Max.	Unit
Serial Port Clock Cycle Time	t_{XLXL}	$12t_{CLCL}$		ns
Output Data Setup to Clock Rising Edge	t_{QVXH}	$10t_{CLCL}$ -133		ns
Output Data Hold After Clock Rising Edge	t_{XHGX}	$2t_{CLCL}$ -75		ns
Input Data Hold After Clock Rising Edge	t_{XHDH}	0		ns
Clock Rising Edge to Input Data Valid	t_{XHDX}		$10t_{CLCL}$ -133	ns




AC Characteristics Measuring Conditions

1. Input/output signal



* The input signals in AC test mode are either V_{OH} (logic "1") or V_{OL} (logic "0") input signals where logic "1" corresponds to a CPU output signal waveform measuring point in excess of V_{IH} , and logic "0" to a point below V_{IL} .

2. Floating



* The port 0 floating interval is measured from the time the port 0 pin voltage drops below V_{IH} after sinking to GND at 2.4 mA when switching to floating status from a "1" output, and from the time the port 0 pin voltage exceeds V_{IL} after connecting to a 400 μ A source when switching to floating status from a "0" output.

XTAL1 External Clock Input Waveform Conditions

Parameter	Symbol	Min.	Max.	Units
Oscillator Freq.	$1/t_{CLCL}$	DC	16	MHz
High Time	t_{CHCX}	20		ns
Low Time	t_{CLCX}	20		ns
Rise Time	t_{CLCH}		20	ns
Fall Time	t_{CHCL}		20	ns

EXTERNAL CLOCK DRIVE WAVEFORM

