

MSM80C35/48

MSM80C39/49

MSM80C40/50

CMOS 8-BIT SINGLE CHIP MICROCONTROLLER

GENERAL DESCRIPTION

The OKI MSM80C48/MSM80C49/MSM80C50 microcontroller is a low-power, high-performance 8-bit single chip device implemented in silicon gate complementary metal oxide semiconductor technology. Integrated within these chips are 8K/16K/32K bits of mask program ROM, 512/1024/2048 bits of data RAM, 27 I/O lines, built-in 8 bit timer/counter, and oscillator. Program memory and data paths are byte wide. Eleven new instructions have been added to the NMOS version's instruction set, thereby optimizing power down, port data transfer, decrement and port float functions.


Available in 40-pin plastic DIP (RS) or 44-pin plastic flat packages (GSK).

FEATURES

- Lower power consumption enabled by CMOS silicon gate process
- Completely static operation
- Improved power-down feature
- Minimum instruction cycle 1.36 μ s (11MHz)
@ V_{CC} = +5V ±10%
11 MHz version of MSM80C50 (6 MHz < XTAL1.2 < 11 MHz) is under development.
- Every signal input terminal is provided with a Schmitt circuit, except XTAL1 Pin.
- Every signal output terminal is capable of driving a standard TTL, except XTAL2 Pin.
- 111 instructions
- All instructions are usable even during execution of external ROM instructions.
- Operation facility
Addition, logical operations, and decimal adjust
- Program memory (ROM) : 1K × 8 bits (MSM80C48)
: 2K × 8 bits (MSM80C49)
: 4K × 8 bits (MSM80C50)
- Data memory (RAM) : 64 × 8 bits (MSM80C48)
: 128 × 8 bits (MSM80C49)
: 256 × 8 bits (MSM80C50)
- Two sets of working registers
- External and timer interrupts
- Two test inputs
- Built-in 8-bit timer counter
- Extendable external memory and I/O ports
- Input/output ports : Input/output ports
– 8 bits × 2
: Data bus input/output
– 8 bits × 1
- Single-step execution function
- Every signal input terminal is provided with a Schmitt circuit, except XTAL 2 Pin
- Every signal output terminal is capable of driving a standard TTL, except X'tal 2 Pin.
- Wide range of operating voltage, from +2.5V to +6V of V_{CC}.
- High noise margin action
- Two kinds of package; 40-pin plastic DIP and 44-pin plastic flat package
- Compatible with Intel's 8048, 8049 and 8050


• MSM80C35/48, 80C39/49, 80C40/50 •

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

(Top View) 40 Lead Plastic DIP



Pin Name

| | |
|------------------|---------------------------------|
| P10 ~ P17 | : Input/output port (PORT1) |
| P20 ~ P27 | : Input/output port (PORT2) |
| DB0 ~ DB7 | : Data bus port (BUS PORT) |
| T0, T1 | : Test |
| INT | : Interrupt |
| RD | : Read |
| WR | : Write |
| ALE | : Address Latch Enable |
| PSEN | : Program Store Enable |
| RESET | : Reset |
| SS | : Single Step |
| EA | : ROM Mode |
| XTAL 1, 2 | : Crystal Controlled Oscillator |

PIN DESCRIPTION

| Designation | Input/Output | Function |
|---|--------------|--|
| P ₁₀ ~ P ₁₇ (PORT 1) | Input/Output | 8-bit quasi-bidirectional port |
| P ₂₀ ~ P ₂₇ (PORT 2) | Input/Output | 8-bit quasi-bidirectional port The high-order four bits of external program memory addresses can be output from P20-P23, to which the I/O expander MSM82C43RS may also be connected. |
| DB ₀ ~ DB ₇ (BUS) | Input/Output | Bidirectional port The low-order eight bits of external program memory address can be output from this port, and the addressed instruction is fetched under the control of PSEN signal. Also, the external data memory address is output, and data is read and written synchronously using RD and WR signals. The port can also serve as either a statically latched output port or a non-latching input port. |
| T ₀ (Test 0) | Input/Output | The input can be tested with the conditional jump instructions JT0 and JNT0. The execution of the ENT0 CLK instruction causes a clock output to be generated. |
| T ₁ | Input | The input can be tested with the conditional jump instructions JT1 and JNT1. The execution of a STRT CNT instruction causes an internal counter input to be activated. |
| INT (Interrupt) | Input | Interrupt input. If interrupt is enabled, INT input initiates an interrupt. Interrupt is disabled after a reset. Also testable with a JNL instruction. Can be used to terminate the power-down mode. (Active "0" level) |
| RD (Read) | Output | A signal to read data from external data memory. (Active "0" level) |
| WR (Write) | | A signal to write data to external data memory. (Active "0" level) |
| ALE Address & Data Latch Clock | | This signal is generated in each cycle. It may be used as a clock output. External data memory or external program memory is addressed upon the falling edge. For the external ROM, this signal is used to latch the bus port data upon the ALE signal rise-up after the execution of the OUTL BUS,A instruction. |
| PSEN Program Store Enable | Output | A signal to fetch an instruction from external program memory (Active "0" level) |
| RESET | Output | (RESET) input initialize the processor. (Active "0" level) Used to terminate the power-down mode. |
| SS (Single Step) | Output | A program is executed step by step. This pin can also be used to control internal oscillation when the power-down mode is reset. (Active "0" level) |
| EA (External Access) | Input | When held at high level, all instructions are fetched from external memory. (Active "1" level) |
| PROG (Expander Strobe) | Output | This output strobes the MSM82C43RS I/O expander. |

PIN DESCRIPTION (CONT.)

| Designation | Input/Output | Function |
|-----------------------|--------------|---|
| XTAL 1 (Crystal 1) | Input | One side of the crystal input for the internal oscillator. An external source can also be input. |
| XTAL 2 (Crystal 2) | Output | Other side of Crystal input for internal oscillator. |
| V _{CC} | — | Power supply terminal |
| V _{DD} | — | Standby control input. Normally, "1" level. When set to "0" level, oscillation is stopped and processor goes into standby mode. |
| V _{SS} | — | GND |

Note: The required RESET pulse duration is at least two machine cycles under the condition that the power supply and the oscillator have been stabilized.

ADDED FUNCTIONS OF MSM80C48, MSM80C49 AND MSM80C50

The MSM80C48, MSM80C49 and MSM80C50 basically incorporate the capabilities of Intel's 8048, 8049, and 8050 plus the following new functions:

1. Power-Down Mode Enhancements

1.1 Power-down by software

- (1) Clock (See item 4, "Power-down mode", for details.)
 - a. Crystal-controlled oscillator halt (HLTS instruction)
Power requirements can be minimized.
 - b. Clock supply halt (HALT instruction)
Restart is accomplished without oscillator wait.
- (2) I/O ports (See Table 4-1 and 4-2 for details.)
I/O port floating instructions
Power consumption resulting from inputs/outputs can be minimized with FLT and FLTT instructions.
Port floating is cancelled by executing FRES instruction, "0" level at INT pin or "0" level at RESET pin.
- (3) Six types of power-down can be done by a combination of HLTS/HALT and FLT/FLTT instructions.

1.2 Power-down by hardware (See 4.3, Power-down mode by V_{DD} pin utilization for details.)

Crystal-controlled oscillators can be halted by controlling the V_{DD} terminal, thereby floating all I/O ports for minimum power consumption.

2. Additional Instructions (11)

| | |
|-----------|----------------|
| HLTS | MOV A, P2 |
| HALT | MOV P1, @ R3 |
| FLT | MOVP1 P, @ R3 |
| FLTT | DEC @ Rr |
| FRES | DJNZ @ R, addr |
| MOV A, P1 | |

3. Improved Uses of BUS P₀ ~ 7, P1₀ ~ 7, P2₀ ~ 7, and SS terminals

3.1 BUS P₀ ~ 7

The MSM80C48, MSM80C49, and MSM80C50 remove the limitation on the use of OUTL BUS, A instructions during the external ROM access mode by having an independent data latch and external ROM mode address latch in BUS P₀ ~ 7.

Consequently, there is no need to relocate bus port instructions when in the external ROM access mode.

3.2 P1₀ ~ 7 and P2₀ ~ 7

The MSM80C48, MSM80C49 and MSM80C50 are designed to minimize power consumption when P1₀ ~ 7 and P2₀ ~ 7 are used as input/output ports, to maximize the performance of CMOS.

When these ports are used as output ports, the acceleration circuit is actuated only when output data changes from "0" to "1", thus speed-

ing up the rise time of the output signals.

When these ports are used as input ports, the internal pullup resistance becomes approximately 9 kΩ when input data is "1".

The internal pullup resistance rises to approximately 100 kΩ when input data is "0". Thus, a high noise margin can be obtained by selecting the impedance and thus the outflow of current is minimized whenever these ports are used as output or input ports.

3.3 Clock generation control via the SS terminal

When the crystal-controlled oscillator is halted in the HLTS or hardware power-down mode, the SS terminal is pulled down by a resistor of 20 – 50 kΩ, while its internal pullup resistor of 200 – 500 kΩ is isolated from V_{CC}. When the power-down mode is cancelled, the internal resistor of the SS terminal is changed from pull-down to pullup. Consequently, the CPU can be halted for any period of time until the crystal-controlled oscillator resumes normal oscillation when a capacitor is connected to the SS terminal.

4. Power-Down Mode

The MSM80C48, MSM80C49, and MSM80C50 power-down mode can be enabled in 2 different ways-through software by a combination of clock control and port floating instructions, and through hardware by control of the V_{DD} pin.

4.1 Software power-down mode

Power-down mode can be done by a combination of the following instructions.

- (1) HALT (clock supply halt to control circuit)

| | | | | | | | | | |
|-------------------|---|---|---|---|---|---|---|---|---|
| Instruction code: | <table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table> | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |

Description: Although crystal-controlled oscillator operation is continued, the clock supply to the CPU control circuit is halted and CPU operations suspended. When cancelling this software mode, restart is accomplished without oscillator wait. Timing charts are outlined in Figs. 4-1 and 4-2.

- (2) HLTS (oscillation stop)

| | | | | | | | | | |
|-------------------|---|---|---|---|---|---|---|---|---|
| Instruction code: | <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table> | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | | |

Description: The oscillator operation is halted and CPU operations suspended. In cancelling this power down mode, connecting a capacitor to the SS pin enables a reasonable

wait period to be accomplished before normal operation is resumed. [Except in the case of using the RESET pin]

Timing charts are outlined in Figs. 4-3 and 4-4.

(3) **FLT** (floating P₁₀ ~ 7, P₂₀ ~ 7, and BP₀ ~ 7)

Instruction code:

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
|---|---|---|---|---|---|---|---|

Description:

| | Internal ROM mode | External ROM mode |
|----|-------------------|---|
| P1 | Floating | Floating |
| P2 | Floating | P ₂₀ ~ 3 operation P ₂₄ ~ 7 floating |
| BP | Floating | Operation |

Details of IC pin status as a result of executing the **FLT** instruction are shown in Table 4-1.

(4) **FLTT** (floating of all output pins)

Instruction code:

| | | | | | | |
|---|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
|---|---|---|---|---|---|---|

Description:

| | Internal ROM mode | External ROM mode |
|--------|-------------------|---|
| ALE | Floating | Operation |
| PSEN | Floating | Operation |
| PROG | Floating | Floating |
| WR | Floating | Floating |
| RD | Floating | Floating |
| TO OUT | Floating | Floating |
| P1 | Floating | Floating |
| P2 | Floating | P ₂₀ ~ 3 operation P ₂₄ ~ 7 floating |
| BP | Floating | Operation |
| XTAL | Operation | Operation |

Details of IC pin status as a result of executing the **FLTT** instruction are shown in Table 4-2.

Example 1: Power-down mode accomplished by stopping oscillation.

- Setting by execution of HLTS [82H] instruction.

Example 2: Power-down mode accomplished by stopping the clock supply to the CPU control circuit.

- Setting by execution of HALT [01H] instruction.

Example 3: Power-down mode by floating of P₁₀ ~ 7, P₂₀ ~ 7 and BP₀ ~ 7, and subsequent stopping of CPU oscillation.

- Setting by first executing the FLT[A2H] instruction and then the HLTS[82H] instruction.

Example 4: Power-down mode by floating P₁₀ ~ 7, P₂₀ ~ 7 and BP₀ ~ 7, and then stopping the clock supply to the CPU control circuit.

- Setting by first executing the FLT[A2H] instruction, and then the HALT[01H] instruction.

Example 5: Power-down mode by floating all output pins, followed by stopping oscillation.

- Setting by first executing the FLTT[C2H] instruction followed by execution of the HLTS[82H] instruction.

Example 6: Power-down mode by floating all output pins, followed by stopping of the clock supply to the CPU control circuit.

- Setting by first executing the FLTT[C2H] instruction, followed by execution of the HALT[01H] instruction.

4.2 Cancellation of software power-down mode

The power-down mode status outlined above in examples 1 to 6 can be cancelled by using either the interrupt pin or the RESET pin.

(1) Use of the INT pin during external interrupt enabled mode (i.e. following execution of ENI instruction).

- The clock generator is activated and the CPU started up when a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, an external interrupt is generated, and execution proceeds from address 3. If, however, the power-down mode has been done during the interrupt processing routine, execution is resumed just after the power-down instruction.

(2) Use of the INT pin during external interrupt disabled mode (i.e. following execution of DISI instruction or hardware reset)

- The clock generator is activated and the CPU started up when a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, execution is resumed just after the power-down instruction.

(3) Use of the RESET pin

- The clock generator is activated and the CPU started up when a "0" level is applied to the RESET pin. If this "0" level is maintained until at least 2 ALE output signals occur, the CPU is reset and execution proceeds from address 0. In case cancellation is done in oscillation stop mode, the "0" level must be input to the RESET PIN until oscillation is stabilized.

Table 4-1 Details of Pin Status Following Execution of FLT Instruction

| Pin No. | Pin Name | Internal ROM | External ROM |
|---------|--------------|---------------------|---------------------|
| 1P | T0 | Active | Active |
| 2P | XTAL1 | Active | Active |
| 3P | XTAL2 | Active | Active |
| 4P | <u>RESET</u> | Active | Active |
| 5P | <u>SS</u> | 200 ~ 500 kΩ pullup | 200 ~ 500 kΩ pullup |
| 6P | <u>INT</u> | Active | Active |
| 7P | EA | Active | Active |
| 8P | <u>RD</u> | Active | Active |
| 9P | PSEN | Active | Active |
| 10P | WR | Active | Active |
| 11P | ALE | Active | Active |
| 12P | DB0 | Floating | Active |
| 13P | DB1 | Floating | Active |
| 14P | DB2 | Floating | Active |
| 15P | DB3 | Floating | Active |
| 16P | DB4 | Floating | Active |
| 17P | DB5 | Floating | Active |
| 18P | DB6 | Floating | Active |
| 19P | DB7 | Floating | Active |
| 20P | VSS | 0 [V] | 0 [V] |
| 21P | P20 | Floating | Active |
| 22P | P21 | Floating | Active |
| 23P | P22 | Floating | Active |
| 24P | P23 | Floating | Active |
| 25P | PROG | Active | Active |
| 26P | VDD | "1" level | "1" level |
| 27P | P10 | Floating | Floating |
| 28P | P11 | Floating | Floating |
| 29P | P12 | Floating | Floating |
| 30P | P13 | Floating | Floating |
| 31P | P14 | Floating | Floating |
| 32P | P15 | Floating | Floating |
| 33P | P16 | Floating | Floating |
| 34P | P17 | Floating | Floating |
| 35P | P24 | Floating | Floating |
| 36P | P25 | Floating | Floating |
| 37P | P26 | Floating | Floating |
| 38P | P27 | Floating | Floating |
| 39P | T1 | Active | Active |
| 40P | VCC | +2 to +6 [V] | +2 to +6 [V] |

Note: The FLT mode itself is reset by executing the FRES instruction, or supplying "0" level to INT or RESET pin.

Table 4-2 Details of Pin Status Following Execution of FLTT Instruction

| Pin No. | Pin Name | Internal ROM | External ROM |
|---------|-----------------|----------------------------|----------------------------|
| 1P | T0 | Floating if output enabled | Floating if output enabled |
| 2P | XTAL1 | Active | Active |
| 3P | XTAL2 | Active | Active |
| 4P | RESET | Active | Active |
| 5P | SS | 200 to 500 kΩ pullup | 200 to 500 kΩ pullup |
| 6P | INT | Active | Active |
| 7P | EA | Active | Active |
| 8P | RD | Floating | Floating |
| 9P | PSEN | Floating | Active |
| 10P | WR | Floating | Floating |
| 11P | ALE | Floating | Active |
| 12P | DB0 | Floating | Active |
| 13P | DB1 | Floating | Active |
| 14P | DB2 | Floating | Active |
| 15P | DB3 | Floating | Active |
| 16P | DB4 | Floating | Active |
| 17P | DB5 | Floating | Active |
| 18P | DB6 | Floating | Active |
| 19P | DB7 | Floating | Active |
| 20P | V _{SS} | 0 [V] | 0 [V] |
| 21P | P20 | Floating | Active |
| 22P | P21 | Floating | Active |
| 23P | P22 | Floating | Active |
| 24P | P23 | Floating | Active |
| 25P | PROG | Floating | Floating |
| 26P | V _{DD} | "1" level | "1" level |
| 27P | P10 | Floating | Floating |
| 28P | P11 | Floating | Floating |
| 29P | P12 | Floating | Floating |
| 30P | P13 | Floating | Floating |
| 31P | P14 | Floating | Floating |
| 32P | P15 | Floating | Floating |
| 33P | P16 | Floating | Floating |
| 34P | P17 | Floating | Floating |
| 35P | P24 | Floating | Floating |
| 36P | P25 | Floating | Floating |
| 37P | P26 | Floating | Floating |
| 38P | P27 | Floating | Floating |
| 39P | T1 | Active | Active |
| 40P | V _{CC} | +2.5 to +6 [V] | +2.5 to +6 [V] |

Note: The FLTT mode itself is reset by executing the FRES instruction, or supplying "0" level to INT or RESET pin.




Fig. 4-1 HALT [01H] Instruction Execution Timing Chart




Fig. 4-2 HALT [01H] Instruction Execution Timing Chart




Fig. 4-3 HLTS [82H] Instruction Execution Timing Chart




Fig. 4-4 HLTS [82H] Instruction Execution Timing Chart

4.3 Hardware power-down mode

In the MSM80C48, MSM80C49 and MSM80C50, forcing the level at the V_{DD} pin [pin 26] to a "0" during either external ROM or internal ROM mode results in suspension of the oscillator function and subsequent floating (high impedance) of all the I/O pins except the RESET, SS and XTAL 1/2 pins. The CPU is thereby stopped while maintaining internal status. Details of the IC pin status at this time are outlined in Table 4-3.

4.4 Cancellation of hardware power-down mode

- (1) Use of RESET pin
 - The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is input to the RESET pin. If this "0" level is kept applied to the RESET pin until oscillation become stable, the CPU will be reset and will start executing from address 0. The timing chart is outlined in Fig. 4-5.
- (2) Use of the INT pin during external interrupt enabled status (i.e. following execution of ENI instruction)
 - The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is applied to the INT pin.

If this "0" level is maintained until at least 2 ALE output signals occur, an external interrupt is generated, and execution starts from address 3.

However, if the power-down mode is started during an interrupt processing routine, execution will be continued on the next instruction after the present instruction. The timing chart is outlined in Fig. 4-6.

- (3) Use of the INT pin during external interrupt disabled mode (i.e. following execution of DISI instruction or hardware reset)
 - The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, execution is continued on the next instruction after the present instruction. The timing chart is outlined in Fig. 4-6.
- (4) Use of V_{DD} pin only
 - The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "1" level is also applied to both the RESET and INT pins. In this case, execution is resumed from the stopped position. The timing chart is outlined in Fig. 4-7.

Table 4-3 Details of Pin Status during Hardware Power-Down Mode

| Pin No. | Pin Name | Normal Operation (V _{DD} = "1" level) | Power Down Mode (V _{DD} = "0" level) |
|---------|-----------------|---|--|
| 1P | T0 | Active | Floating if output enabled |
| 2P | XTAL1 | Active | Active |
| 3P | XTAL2 | Active | Active |
| 4P | RESET | Active | Active |
| 5P | SS | 200 to 500 kΩ pullup | 20 to 50 kΩ pulldown |
| 6P | INT | Active | Active |
| 7P | EA | Active | Active |
| 8P | RD | Active | Floating |
| 9P | PSEN | Active | Floating |
| 10P | WR | Active | Floating |
| 11P | ALE | Active | Floating |
| 12P | DB0 | Active | Floating |
| 13P | DB1 | Active | Floating |
| 14P | DB2 | Active | Floating |
| 15P | DB3 | Active | Floating |
| 16P | DB4 | Active | Floating |
| 17P | DB5 | Active | Floating |
| 18P | DB6 | Active | Floating |
| 19P | DB7 | Active | Floating |
| 20P | V _{SS} | 0 [V] | 0 [V] |
| 21P | P20 | Active | Floating |
| 22P | P21 | Active | Floating |
| 23P | P22 | Active | Floating |
| 24P | P23 | Active | Floating |
| 25P | PROG | Active | Floating |
| 26P | V _{DD} | "1" level | "0" level |
| 27P | P10 | Active | Floating |
| 28P | P11 | Active | Floating |
| 29P | P12 | Active | Floating |
| 30P | P13 | Active | Floating |
| 31P | P14 | Active | Floating |
| 32P | P15 | Active | Floating |
| 33P | P16 | Active | Floating |
| 34P | P17 | Active | Floating |
| 35P | P24 | Active | Floating |
| 36P | P25 | Active | Floating |
| 37P | P26 | Active | Floating |
| 38P | P27 | Active | Floating |
| 39P | T1 | Active | Active |
| 40P | V _{CC} | +2 to +6 [V] | +2 to +6 [V] |

• MSM80C35/48, 80C39/49, 80C40/50 •




Fig. 4-5 Hardware Power-Down Mode Timing Chart





Fig. 4-6 Hardware Power-Down Mode Timing Chart



* Cancellation Condition: Use the V_{DD} pin on condition
RESET and INT pins are in "1" level.

Fig. 4-7 Hardware Power-Down Mode Timing Chart

MSM80C48/MSM80C49/MSM80C50 INSTRUCTION TABLE

EXPLANATION OF INSTRUCTION SYMBOLS

Symbols are listed below.

| | | | |
|--------|---|--------|---|
| A | : Accumulator | PC | : Program counter |
| AC | : Auxiliary carry | Pp | : Port indicator ($p = 4 \sim 7$) |
| addr | : 12-bit program memory address or its part | PSW | : Program status word |
| Bb | : Bit indicator ($b = 0 \sim 7$) | Rr | : Register indicator ($r = 0 \sim 7$) |
| BS | : Bank switch | SP | : Stack pointer |
| BUS | : BUS PORT | T | : Timer |
| C | : Carry | TF | : Timer flag |
| CLK | : Clock | T0, T1 | : Test pins T0 and T1 |
| CNT | : Counter | X | : External RAM |
| D | : 4-bit data | # | : Symbol denoting immediate data |
| data | : 8-bit numerical value | @ | : Symbol denoting indirect address |
| DBF | : Memory data bank flip-flop | (X) | : Denotes contents of X |
| F0, F1 | : F0 flag and F1 flag | ((X)) | : Denotes contents addressed by X |
| I | : Interrupt | ← | : Transference |

LIST OF INSTRUCTIONS

| Classification | Mnemonic | Instruction Code | | | | | | | | Hexa-decimal | Byte | Cycle | Description |
|------------------------------------|---------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------|------|-------|---|
| | | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | | | | |
| Accumulator operation instructions | ADD A, Rr | 0 | 1 | 1 | 0 | 1 | r ₂ | r ₁ | r ₀ | 68~6F | 1 | 1 | (AC), (C), (A) - (A) + (Rr) |
| | ADD A, @Rr | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r ₀ | 60~61 | 1 | 1 | (AC), (C), (A) - (A) + ((Rr)) |
| | ADD A, #data | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 Byte 2 | 2 | 2 | (AC), (C), (A) - (A) + data |
| | ADDC A, Rr | 0 | 1 | 1 | 1 | 1 | r ₂ | r ₁ | r ₀ | 78~7F | 1 | 1 | (AC), (C), (A) - (A) + (Rr) + (C) |
| | ADDC A, @Rr | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r ₀ | 70~71 | 1 | 1 | (AC), (C), (A) - (A) + ((Rr)) + (C) |
| | ADDC A, #data | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 13 Byte 2 | 2 | 2 | (AC), (C), (A) - (A) + data + (C) |
| | ANL A, Rr | 0 | 1 | 0 | 1 | 1 | r ₂ | r ₁ | r ₀ | 58~5F | 1 | 1 | (A) - (A) AND (Rr) |
| | ANL A, @Rr | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r ₀ | 50~51 | 1 | 1 | (A) - (A) AND ((Rr)) |
| | ANL A, #data | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 53 Byte 2 | 2 | 2 | (A) - (A) AND data |
| | ORL A, Rr | 0 | 1 | 0 | 0 | 1 | r ₂ | r ₁ | r ₀ | 48~4F | 1 | 1 | (A) - (A) OR (Rr) |
| | ORL A, @Rr | 0 | 1 | 0 | 0 | 0 | 0 | 0 | r ₀ | 40~41 | 1 | 1 | (A) - (A) OR ((Rr)) |
| | ORL A, #data | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 43 Byte 2 | 2 | 2 | (A) - (A) OR data |
| | XRL A, Rr | 1 | 1 | 0 | 1 | 1 | r ₂ | r ₁ | r ₀ | D8~DF | 1 | 1 | (A) - (A) XOR (Rr) |
| | XRL A, @Rr | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r ₀ | D0~D1 | 1 | 1 | (A) - (A) XOR ((Rr)) |
| | XRL A, #data | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D3 Byte 2 | 2 | 2 | (A) - (A) XOR data |
| | INCA | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 17 | 1 | 1 | (A) - (A) + 1 |
| | DECA | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 | 1 | 1 | (A) - (A) - 1 |
| | CLRA | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 27 | 1 | 1 | (A) - 0 |
| | CPLA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 37 | 1 | 1 | (A) - (Ā) |
| | DAA | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 57 | 1 | 1 | Add 6 to bits 0 ~ 3 when contents of accumulator bits 0 ~ 3 exceed 9 or when auxiliary carry (AC) is 1. Then add 6 to bits 4 ~ 7 when the result of adding the carry from the lower 0 ~ 3 exceeds 9, or when carry (C) is 1. Set 1 in the carry flag if an overflow is generated in the end result, or when the carry prior to adjustment is 1. |

LIST OF INSTRUCTIONS (CONT.)

| Classification | Mnemonic | Instruction Code D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ | Hexa-decimal | Byte | Cycle | Description |
|------------------------------------|----------------|--|-----------------|------|-------|--|
| Accumulator operation instructions | SWAP A | 0 1 0 0 0 1 1 1 | 47 | 1 | 1 | (A _{4~7}) \leftarrow (A _{0~3}) |
| | RLA | 1 1 1 0 0 1 1 1 | E7 | 1 | 1 | [A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀] Rotate accumulator contents to the left by 1 bit. |
| | RLCA | 1 1 1 1 0 1 1 1 | F7 | 1 | 1 | [C] [A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀] Rotate accumulator contents with carry to the left by 1 bit. |
| | RR A | 0 1 1 1 0 1 1 1 | 77 | 1 | 1 | [A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀] Rotate accumulator contents to the right by 1 bit. |
| | RRC A | 0 1 1 0 0 1 1 1 | 67 | 1 | 1 | [C] [A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀] Rotate accumulator contents with carry to the right by 1 bit. |
| Input/output instructions | INA, P1 | 0 0 0 0 1 0 0 1 | 09 | 1 | 2 | (A) \leftarrow (P1) |
| | INA, P2 | 0 0 0 0 1 0 1 0 | 0A | 1 | 2 | (A) \leftarrow (P2) |
| | OUTL P1, A | 0 0 1 1 1 0 0 1 | 39 | 1 | 2 | (P1) \leftarrow (A) |
| | OUTL P2, A | 0 0 1 1 1 0 1 0 | 3A | 1 | 2 | (P2) \leftarrow (A) |
| | ANL P1, #data | 1 0 0 0 1 0 0 1 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 99 Byte 2 | 2 | 2 | (P1) \leftarrow (P1) AND data |
| | ANL P2, #data | 1 0 0 0 1 0 1 0 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 9A Byte 2 | 2 | 2 | (P2) \leftarrow (P2) AND data |
| | ORL P1, #data | 1 0 0 0 1 0 0 1 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 89 Byte 2 | 2 | 2 | (P1) \leftarrow (P1) OR data |
| | ORL P2, #data | 1 0 0 0 1 0 1 0 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 8A Byte 2 | 2 | 2 | (P2) \leftarrow (P2) OR data |
| | INS A, BUS | 0 0 0 0 1 0 0 0 | 08 | 1 | 2 | (A) \leftarrow (BUS) |
| | OUTL BUS, A | 0 0 0 0 0 0 1 0 | 02 | 1 | 2 | (BUS) \leftarrow (A) |
| | ANL BUS, #data | 1 0 0 0 1 1 0 0 0 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 98 Byte 2 | 2 | 2 | (BUS) \leftarrow (BUS) AND data |
| | ORL BUS, #data | 1 0 0 0 1 0 0 0 0 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀ | 88 Byte 2 | 2 | 2 | (BUS) \leftarrow (BUS) OR data |
| | MOVD A, Pp | 0 0 0 0 1 1 P ₁ P ₀ | 0C~0F | 1 | 2 | (A _{0~3}) \leftarrow (Pp) p=4~7 (A _{4~7}) \leftarrow 0 |
| | MOVD Pp, A | 0 0 1 1 1 1 P ₁ P ₀ | 3C~3F | 1 | 2 | (Pp) \leftarrow (A _{0~3}) p=4~7 |
| | ANLD Pp, A | 1 0 0 1 1 1 P ₁ P ₀ | 9C~9F | 1 | 2 | (Pp) \leftarrow (Pp) AND (A _{0~3}) p=4~7 |
| | ORLD Pp, A | 1 0 0 0 1 1 P ₁ P ₀ | 8C~8F | 1 | 2 | (Pp) \leftarrow (Pp) OR (A _{0~3}) p=4~7 |
| Register operation instructions | INC Rr | 0 0 0 1 1 r ₂ r ₁ r ₀ | 18~1F | 1 | 1 | (Rr) \leftarrow (Rr) + 1 |
| | INC @Rr | 0 0 0 1 0 0 0 r ₀ | 10~11 | 1 | 1 | ((Rr)) \leftarrow ((Rr)) + 1 |
| | DEC Rr | 1 1 0 0 1 r ₂ r ₁ r ₀ | C8~CF | 1 | 1 | (Rr) \leftarrow (Rr) - 1 |
| | DEC @Rr | 1 1 0 0 0 0 0 r ₀ | C0~C1 | 1 | 1 | ((Rr)) \leftarrow ((Rr)) - 1 |
| Branching instructions | JMP addr | a ₁₀ a ₉ a ₈ 0 0 1 0 0 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ | d4~E4 Byte 2 | 2 | 2 | (PC _{8~10}) \leftarrow addr 8~10 (PC _{0~7}) \leftarrow addr 0~7 (PC ₁₁) \leftarrow DBF |
| | JMPP @A | 1 0 1 1 0 0 1 1 | B3 | 1 | 2 | (PC _{0~7}) \leftarrow ((A)) |

LIST OF INSTRUCTIONS (CONT.)

| Classification | Mnemonic | Instruction Code | | | | | | | | Hexadecimal | Byte | Cycle | Description | |
|-----------------------------|----------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|------|-------|---|--|
| | | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | | | | | |
| Branching Instructions | DJNZ Rr, addr | 1 | 1 | 1 | 0 | 1 | r ₂ | r ₁ | r ₀ | E8~EF Byte 2 | 2 | 2 | (Rr) (PC _{0~7}) (PC) | —(Rr) - 1 —addr if ((Rr) = 0 —(PC) + 2 if (Rr) = 0 |
| | DJNZ @Rr, addr | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | E0~E1 Byte 2 | 2 | 2 | ((Rr)) (PC _{0~7}) (PC) | —((Rr)) - 1 —addr if ((Rr)) = 0 —(PC) + 2 if ((Rr)) = 0 |
| | JC addr | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | F6 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if C = 1 —(PC) + 2 if C = 0 |
| | JNC addr | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | E6 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if C = 0 —(PC) + 2 if C = 1 |
| | JZ addr | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | C6 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if A = 0 —(PC) + 2 if A ≠ 0 |
| | JNZ addr | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 96 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if A ≠ 0 —(PC) + 2 if A = 0 |
| | JTO addr | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 36 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if TO = 1 —(PC) + 2 if TO = 0 |
| | JNTO addr | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 26 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if TO = 0 —(PC) + 2 if TO = 1 |
| | JT1 addr | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 56 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if T1 = 1 —(PC) + 2 if T1 = 0 |
| | JNT1 addr | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 46 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if T1 = 0 —(PC) + 2 if T1 = 1 |
| | JF0 addr | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | B6 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if F0 = 1 —(PC) + 2 if F0 = 0 |
| | JF1 addr | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 76 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if F1 = 1 —(PC) + 2 if F1 = 0 |
| Sub-routine Instructions | JTF addr | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 16 Byte 2 | 2 | 2 | (PC _{0~7}) TF (PC) | —addr —0 if TF = 1 —(PC) + 2 if TF = 0 |
| | JNI addr | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 86 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if INT = 0 —(PC) + 2 if INT = 1 |
| | JBb addr | b ₂ | b ₁ | b ₀ | 1 | 0 | 0 | 1 | 0 | 12~F2 Byte 2 | 2 | 2 | (PC _{0~7}) (PC) | —addr if Bb = 1 —(PC) + 2 if Bb = 0 |
| Flag operation Instructions | CALL addr | a ₁₀ | a ₉ | a ₈ | 1 | 0 | 1 | 0 | 0 | 14~F4 Byte 2 | 2 | 2 | ((SP)) (PC _{8~10}) (PC _{0~7}) (PC _{1~1}) (SP) | —(PC) + 2, (PSW _{4~7}) —addr 8~10 —addr 0~7 —DBF —(SP) + 1 |
| | RET | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 | 1 | 2 | (SP) (PC) | —(SP) - 1 —((SP)) |
| | RETR | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 93 | 1 | 2 | (SP) (PC) (PSW _{4~7}) | —(SP) - 1 —((SP)) —((SP)) INT END |
| Data transfer Instructions | CLRC | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 97 | 1 | 1 | (C) | —0 |
| | CPLC | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | A7 | 1 | 1 | (C) | —(C) |
| | CLRF0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 85 | 1 | 1 | (F0) | —0 |
| | CPLF0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 95 | 1 | 1 | (F0) | —(F0) |
| | CLRF1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | A5 | 1 | 1 | (F1) | —0 |
| | CPLF1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | B5 | 1 | 1 | (F1) | —(F1) |
| | MOV A, Rr | 1 | 1 | 1 | 1 | 1 | r ₂ | r ₁ | r ₀ | F8~FF | 1 | 1 | (A) | —(Rr) |
| | MOV A, @Rr | 1 | 1 | 1 | 1 | 0 | 0 | 0 | r ₀ | F0~F1 | 1 | 1 | (A) | —((Rr)) |
| | MOVA, #data | d ₇ | d ₆ | d ₅ | d ₄ | d ₃ | d ₂ | d ₁ | d ₀ | 23 Byte 2 | 2 | 2 | (A) | —data |

LIST OF INSTRUCTIONS (CONT.)

| Classification | Mnemonic | Instruction Code | | | | | | | | Hexa-decimal | Byte | Cycle | Description |
|----------------------------|----------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|------|-------|--|
| | | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | | | | |
| Data transfer instructions | MOV Rr, A | 1 | 0 | 1 | 0 | 1 | r ₂ | r ₁ | r ₀ | A8~AF | 1 | 1 | (Rr) →(A) |
| | MOV @Rr, A | 1 | 0 | 1 | 0 | 0 | 0 | 0 | r ₀ | A0~A1 | 1 | 1 | ((Rr)) →(A) |
| | MOV Rr, #data | 1 | 0 | 1 | 1 | 1 | r ₂ | r ₁ | r ₀ | B8~BF Byte 2 | 2 | 2 | (Rr) →data |
| | MOV @Rr, #data | 1 | 0 | 1 | 1 | 0 | 0 | 0 | r ₀ | B0~B1 Byte 2 | 2 | 2 | ((Rr)) →data |
| | MOV A, PSW | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | C7 | 1 | 1 | (A) →(PSW) |
| | MOV PSW, A | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D7 | 1 | 1 | (PSW) →(A) |
| | XCH A, Rr | 0 | 0 | 1 | 0 | 1 | r ₂ | r ₁ | r ₀ | 28~2F | 1 | 1 | (A) ←(Rr) |
| | XCH A, @Rr | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r ₀ | 20~21 | 1 | 1 | (A) ←((Rr)) |
| | XCHD A, @Rr | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r ₀ | 30~31 | 1 | 1 | (A ₀ → ₃)←((Rr)→ ₃) |
| | MOVX A, @Rr | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r ₀ | 80~81 | 1 | 2 | (A) →((Rr)) External RAM |
| | MOVX @Rr, A | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r ₀ | 90~91 | 1 | 2 | ((Rr)) →(A) External RAM |
| | MOVPA, @A | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | A3 | 1 | 2 | (A) →((PC ₈ → ₁₀ , A)) |
| | MOVPA3, @A | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | E3 | 1 | 2 | (A) →((PC ₀₁₁ , A)) |
| | MOVPI P, @R3 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | C3 | 1 | 2 | (P1) →(((PC ₀ → ₇)→(R3))) |
| | MOV P1, @R3 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | F3 | 1 | 2 | (P1) →(R3)) |
| | MOVA, P1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 63 | 1 | 1 | (A) →(P1) Latch data |
| | MOVA, P2 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 73 | 1 | 1 | (A) →(P2) Latch data |
| Control Instructions | ENTCNTI | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 25 | 1 | 1 | TINT Enable F/F →1 |
| | DISTCNTI | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 35 | 1 | 1 | TINT Enable F/F →0 |
| | ENI | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 | 1 | 1 | EXINT Enable F/F →1 |
| | DISI | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 15 | 1 | 1 | EXINT Enable F/F →0 |
| | SEL RB0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | C5 | 1 | 1 | (BS) →0 |
| | SEL RB1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | D5 | 1 | 1 | (BS) →1 |
| | SEL MB0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | E5 | 1 | 1 | (DBF) →0 |
| | SEL MB1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | F5 | 1 | 1 | (DBF) →1 |
| | ENTOCLK | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 75 | 1 | 1 | TO →1/3 XTAL 1 |
| | FLT | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | A2 | 1 | 1 | P1, P2, BUS Floating |
| | FLTT | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | C2 | 1 | 1 | CPU Output Signal Floating |
| | FRES | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | E2 | 1 | 1 | FLT, FLTT RESET |
| | HLT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 | 1 | 1 | CPU Control Clock Stop |
| Timer/counter instructions | HALTS | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82 | 1 | 1 | XTAL 1-2 Stop |
| | MOVA, T | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 42 | 1 | 1 | (A) →(T) |
| | MOVTA, A | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 62 | 1 | 1 | (T) →(A) |
| | STR TT | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 55 | 1 | 1 | (T) →+32→+15→XTAL |
| | STR T CNT | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 45 | 1 | 1 | (T) →T1 Clock |
| Other instruction | STOP TCNT | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 65 | 1 | 1 | (T) Count Stop |
| | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | 1 | 1 | (PC) →(PC) +1 |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Limits | Unit |
|---------------------|------------------|-----------------------|-------------------------|------|
| Supply Voltage | V _{CC} | T _a = 25°C | -0.3 to 7 | V |
| Input Voltage | V _I | T _a = 25°C | -0.3 to V _{CC} | V |
| Storage Temperature | T _{stg} | | -55 to +150 | °C |

OPERATING RANGE

| Parameter | Symbol | Conditions | Limits | Unit |
|-----------------------|-----------------|---------------------------------|------------|------|
| Supply Voltage | V _{CC} | f _{osc} = DC ~ 11 MHz* | +2.5 to +6 | V |
| RAM Retention Voltage | V _{CC} | | +2 to +6 | V |
| Ambient Temperature | T _A | | -40 to +85 | °C |
| Fan Out | N | MOS load | 10 | |
| | | TTL load | 1 | |

- * 11 MHz version of MSM80C50 (6 MHz < XTAL1.2 < 11 MHz) is under development.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_a = -40$ to $+85^\circ C$)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Measuring Circuit |
|---------------------------|---------------|--|--------|------|----------|------------|-------------------|
| "L" Input Voltage | V_{IL} | | -0.3 | | 0.8 | V | 1 |
| "H" Input Voltage (1) | V_{IH} | | 2.2 | | V_{CC} | V | |
| "H" Input Voltage (2) | V_{IH} | | 3.8 | | V_{CC} | V | |
| "L" Output Voltage (3) | V_{OL} | $I_{OL} = 2 \text{ mA}$ | | | 0.45 | V | |
| "L" Output Voltage (4) | V_{OL} | $I_{OL} = 1.6 \text{ mA}$ | | | 0.45 | V | |
| "H" Output Voltage (3) | V_{OH} | $I_{OH} = 400 \mu A$ | 2.4 | | | V | |
| "H" Output Voltage (4) | V_{OH} | $I_{OH} = 50 \mu A$ | 2.4 | | | V | |
| "H" Output Voltage (3) | V_{OH} | $I_{OH} = 20 \mu A$ | 4.2 | | | V | |
| "H" Output Voltage (4) | V_{OH} | $I_{OH} = 10 \mu A$ | 4.2 | | | V | |
| Input Leak Current | I_{IL} | $V_{SS} \leq V_{IN} \leq V_{CC}$ | | | ± 10 | μA | 2 |
| Output Leak Current (5) | I_{OL} | $V_{SS} \leq V_O \leq V_{CC}$ | | | ± 10 | μA | 3 |
| RESET Pull up Resistance | R_R | $V_{IN} > V_{IH} \wedge V_{IN} \leq V_{IL}$ | 20/500 | | 50/750 | k Ω | 2 |
| SS Pull up Resistance (6) | R_{SS} | Oscillation stop/oscillation | 20/200 | | 50/500 | k Ω | |
| P1, P2 Pull up Resistance | R_{P1}, P_2 | $V_{IN} \geq V_{IH} / V_{IN} \leq V_{IL}$ | 5/75 | | 15/150 | k Ω | 3 |
| Power Supply Current | I_{CC} | At hardware power down $V_{CC}=2V$ ($T_a = +25^\circ C$) (7) | | 1 | 10 | μA | 4 |
| | | At HTS execution $V_{CC}=2V$ ($T_a = +25^\circ C$) (7) | | 1 | 10 | μA | |
| | | At HALT (6 MHz) | | 1.5 | 3 | mA | |
| | | At HALT (11 MHz) | | 2.5 | 5 | mA | |
| | | At execution (6 MHz) | | 5 | 10 | mA | |
| | | At execution (11 MHz) | | 10 | 20 | mA | |

Notes: (1) This does not apply to RESET, XTAL1, XTAL2, and V_{DD} .

(2) RESET, XTAL1, XTAL2, V_{DD}

(3) BUS, RD, WR, PSEN, ALE

(4) Other outputs

(5) High-impedance state

(6) This operates as a pull-down resistor when the oscillation is stopped in the HTS or hardware power-down mode and as a pull-up resistor in other states.

(7) This does not contain flow out current from I/O Ports and Signal pins.

AC CHARACTERISTICS(V_{CC} = 5V±10%, TA = -40°C to +85°C)


| Parameter | Symbol | Limits | | | | Unit | |
|--|------------------|--------------|------|-----------------------------|--------------------------|------|--|
| | | 11 MHz Clock | | Variable Clock (0 – 11 MHz) | | | |
| | | Min. | Max. | Min. | Max. | | |
| Cycle Time | t _{CY} | 1.36 | | 1.36 | | μs | |
| ALE Pulse Width | t _{LL} | 150 | | 7/30t _{CY} -165 | | ns | |
| Address Set up ALE | t _{AL} | 70 | | 2/15t _{CY} -110 | | ns | |
| Address Hold from ALE | t _{LA} | 50 | | 1/15t _{CY} -40 | | ns | |
| Bus Port Latch Data Setup to ALE | t _{BL} | 110 | | 5/30t _{CY} -115 | | ns | |
| Bus Port Latch Data Hold from ALE | t _{LB} | 90 | | 3/30t _{CY} -45 | | ns | |
| Control Pulse Width (PSEN, RD, and WR) | t _{CC} | 300 | | 6/15t _{CY} -245 | | ns | |
| Data Setup before WR | t _{DW} | 250 | | 6/15t _{CY} -295 | | ns | |
| Data Hold after WR | t _{WD} | 40 | | 2/15t _{CY} -140 | | ns | |
| Data Hold after RD | t _{DR} | 0 | 100 | 0 | 100 | ns | |
| PSEN, RD to Data-in | t _{RD} | | 200 | | 5/15t _{CY} -250 | ns | |
| Address Setup to WR | t _{AW} | 200 | | 6/15t _{CY} -345 | | ns | |
| Address Setup to Data-in | t _{AD} | | 400 | | 8/15t _{CY} -325 | ns | |
| Address Float to RD, PSEN | t _{AFC} | 0 | | 0 | | ns | |
| Port Control Setup to PROG | t _{CP} | 100 | | 2/15t _{CY} -80 | | ns | |
| Port Control Hold from PROG | t _{PC} | 60 | | 4/15t _{CY} -300 | | ns | |
| PROG to P2 Input Valid | t _{PR} | — | 650 | | 9/15t _{CY} -165 | ns | |
| Output Data Setup | t _{DP} | 200 | | 6/15t _{CY} -345 | | ns | |
| Output Data Hold | t _{PD} | 20 | | 3/15t _{CY} -250 | | ns | |
| Input Data Hold from PROG | t _{PF} | 0 | 150 | 0 | 150 | ns | |
| PROG Pulse Width | t _{PP} | 700 | | 10/15t _{CY} -205 | | ns | |
| Port 2 I/O Setup to ALE | t _{PL} | 150 | | 9/30t _{CY} -255 | | ns | |
| Port 2 I/O Hold from ALE | t _{LP} | 20 | | 3/30t _{CY} -115 | | ns | |

Note: Control output:C_L = 80 pF

Bus output:

C_L = 150 pF [for 20 pF (t_{WD})]


MSM80C49 OPERATION GUARANTEE RANGE




* 11 MHz version of MSM80C40/50 is under development

TIMING CHART


Instruction Fetch (from external program memory)




Read (from external data memory)




Write (to external memory)



**4 low-order bits input/output of port 2 when expanded I/O is used
(in external program memory access mode)**



MEASUREMENT CIRCUIT



Notes: (1) This is repeated for each specified input pin.

(2) This is repeated for each specified output pin.

(3) Input logic for setting the specified state.