OKI semiconductor MSM82C51ARS/GS

UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER

GENERAL DESCRIPTION

MSM82C51A is USART(Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication developed for the microcomputer system.

As a peripheral device of the microcomputer system, MSM82C51A receives parallel data from CPU and transmits serial data after conversion. This device also receives serial data from outside and transmits parallel data to CPU after conversion. Thus the device is used for serial data communication.

MSM82C51A configures a fully static circuit using silicon gate CMOS technology. Therefore, it operates on an extremely low power supply at 100 μ A (max) of standby current by suspending all the operations.

FEATURES

- Wide power supply voltage range from 3 V to 6 V.
- Wide temperature range from -40° C to 85° C.
- Synchronous communication up to 64K baud.
- Asynchronous communication upto 38.4K baud.
- Transmitting/receiving operations under double buffered configuration.
- Error detection (parity, overrun and framing)
- 28-pin DIP (MSM82C51ARS)
- 32-pin flat package (MSM82C51AGS)



FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



FUNCTION

Outline

MSM82C51A's functional configuration is programed by the software.

Operation between MSM82C51A and CPU is executed by program control. Table 1 shows the operation between CPU and the device.

| CS | C/D | RD | WR | |
|----|-----|----|----|--------------------|
| 1 | x | x | x | Data bus 3-state |
| 0 | x | 1 | 1 | Data bus 3-state |
| 0 | 1 | 0 | 1 | Status → CPU |
| 0 | 1 | 1 | 0 | Control word ← CPU |
| 0 | 0 | 0 | 1 | Data → CPU |
| 0 | 0 | 1 | 0 | Data ← CPU |

| Table 1 | Operation between | MSM82C51A a | Ind CPU |
|---------|-------------------|-------------|---------|
|---------|-------------------|-------------|---------|

It is necessary to execute a function-setting sequence after resetting on MSM82C51A. Fig. 1 shows the function-setting sequence.

If the function was set, the device is ready to receive a command, thus enabling the transfer of data

by setting a necessary command, reading a status and reading/writing data.



Fig. 1 Function-Setting Sequence (Mode Instruction Sequence)

I/O · MSM82C51ARS/GS = -

Control Words

There are two types of control word.

- 1. Mode instruction (setting of function)
- 2. Command (setting of operation)

1) Mode Instruction

Mode instruction is used for setting the function of MSM82C51A. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of control word after resetting will be recognized as "mode instruction."

Items to be set by mode instruction are as follows:

Synchronous/asynchronous mode

- Stop bit length (asynchronous mode)
- Character length
- Parity bit
- Baud rate factor (asynchronous mode)
- Internal/external synchronization (synchronous mode)
- No. of synchronous characters (synchronous mode)

The bit configuration of mode instruction is shown in Fig.'s 2 and 3. In the case of synchronous mode, it is necessary to write one- or twobyte sync characters.

If sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.

| D7 | D ₆ | Ds | D4 | D3 | D2 | D ₁ | Do | • | | | |
|----|----------------|----|-----|----|----|----------------|----|----------------------------|---------------|----------|----------------|
| S2 | S ₁ | EP | PEN | L2 | L1 | B ₂ | B1 | | | | |
| | | | | | | | | | | | |
| | | | | | | | | Baud rate | | | |
| | | | | | | } | - | 0 | 1 | 0 | 1 |
| 1 | | | | | | L | | 0 | 0 | 1 | 1 |
| | | | | | | | | Refer to Fig. 3 SYNC | 1x | 16× | 64× |
| | | | | | | | | Character | length | | |
| | | | | | | | | 0 | 1 | 0 | 1 |
| | | | | | | | | 0 | 0 | 1 | 1 |
| | | | | | | | | 5 bits | 6 bits | 7 bits | 8 bits |
| | | | | | | | | Parity che | i ick | l | |
| | | | | | | | | 0 | 1 | 0 | 1 |
| | | | | | | | | 0 | 0 | 1 | 1 |
| | | | | | | | | Disable | Odd parity | Disable | Even parity |
| | | | | | | | | Stop bit I | ength | . | |
| | | | | | | | | 0 | 1 | 0 | 1 |
| L | | | | | | | | 0 | 0 | 1 | 1 |
| | | | | | | | | Inhibit | 1 bit | 1.5 bits | 2 bits |

Fig. 2 Bit Configuration of Mode Instruction (Asynchrous)



Fig. 3 Bit Configuration of Mode Instruction (Synchronous)

2) Command

Command is used for setting the operation of MSM82C51A.

It is possible to write a command whenever necessary after writing mode instruction and sync characters.

- Items to be set by command are as follows:
- Transmit Enable/Disable

- Receive Enable/Disable
- DTR, RTS Output of data.
- Resetting of error flag.
- Sending of break characters
- Internal resetting
- Hunt mode (synchronous mode)

The bit configuration of a command is shown in Fig. 4.

I/O · MSM82C51ARS/GS = -



Status Word

It is possible to see the internal status of MSM-82C51 A by reading a status word. The bit configuration of status word is shown in Fig. 5.



Fig. 5 Bit Configuration of Status Word

I/O · MSM82C51ARS/GS = -

Standby Status

It is possible to put MSM82C51A in "standby status" for the complete static configuration of CMOS.

It is when the following conditions have been satisfied that MSM82C51A is in "standby status,"

- (1) CS terminal shall be fixed at Vcc level.
- (2) Input pins other than CS, D₀ to D₇, RD, WR and C/D shall be fixed at Vcc or GND level (including SYNDET in external synchronous mode).
- Note When all outputs current are 0, ICCS specification is applied.

Explanation of Each Terminal

D₀ to D₇ (I/O terminal)

This is a bidirectional data bus which receive control word and transmit data from CPU and send status word and received data to CPU.

RESET (Input terminal)

A "High" on this input forces the MSM82C51A into "reset status."

The device waits for the writing of "mode instruction."

The min. reset width is six clock inputs during the operating status of CLK.

CLK (Input terminal)

CLK signal is used to generate an internal device timing.

CLK signal is independent of RXC or TXC.

However, the frequency of CLK must be greater than 30 times the $\overline{\text{RXC}}$ and $\overline{\text{TXC}}$ at Synchronous mode and Asynchronous "x1" mode, and must be greater than 5 times at Asynchronous "x16" and "x64" mode.

WR (Input terminal)

This is "active low" input terminal which receives a signal for writing transmit data and control words from CPU into MSM82C51A.

RD (Input terminal)

This is "active low" input terminal which receives a signal for reading receive data and status words from MSM82C51A.

C/D (Input terminal)

This is an input terminal which receives a signal for selecting data or command word and status word when MSM82C51A is accessed by CPU.

If C/D = low, data will be accessed.

If C/D = high, command word or status word will be accessed.

CS (Input terminal)

This is "active low" input terminal which selects the MSM82C51A at low level when CPU accesses.

Note The device won't be in "standby status" only setting \overline{CS} = High.

Refer to "Explanation of Standby Status."

TXD (Output terminal)

This is an output terminal for transmit data from which serial-converted data is sent out.

The device is in "mark status" (high level) after resetting or during a status when transmit is disable.

It is also possible to set the device in "break status" (low level) by a command.

TXRDY (Output terminal)

This is an output terminal which indicate that MSM82C51A is ready to accept a transmit data character. But the terminal is always at low level if CTS = high or the device was set in "TX disable status" by a command.

Note TXRDY of status word indicates that transmit data character is receivable, regardless of CTS or command.

If CPU write a data character, TXRDY will be reset by the leadingedge or \overline{WR} signal.

TXEMPTY (Output terminal)

This is an output terminal which indicates that MSM82C51A transmitted all the characters and had no data character.

In "synchronous mode," the terminal is at high level, if transmit data characters are no longer left and sync characters are automatically transmitted.

If CPU write a data character, TXEMPTY will be reset by the leadingedge of WR signal.

Note As transmitter is disabled by setting CTS "High" or command, a data written before disabled will be sent out, then TXD and TXEMPTY will be "High".

Even if a data is written after disabled, that data is not sent out and TXE will be "High".

After enabled transmitter, it sent out.

(Refer to Timing Chart of Transmitter Control and Flag Timing)

TXC (Input terminal)

This is a clock input signal which determines the transfer speed of transmit data.

In "synchronous mode," the baud rate will be the same as the frequency of $\overline{\mathsf{TXC}}$.

In "Asynchronous mode", it is possible to select baud rate factor by mode instruction.

It can be 1, 1/16 or 1/64 the TXC.

The falling edge of $\overline{\mathsf{TXC}}$ sifts the serial data out of the MSM82C51A.

RXD (Input terminal)

This is a terminal which receives serial data.

RXRDY (Output terminal)

This is a terminal which indicates that MSM82C-51A contains a character that is ready to READ.

If CPU read a data character, RXRDY will be reset by the leadingedge of RD signal.

Unless CPU reads a data character before next one character is received completely, the preceding data will be lost. In such a case, an overrun error flag of status word will be set.

RXC (Input terminal)

This is a clock input signal which determines the transfer speed of receive data.

In "synchronous mode," the baud rate will be the same as the frequency of \overline{RXC} .

In "asynchronous mode," it is possible to select baud rate factor by mode instruction.

It can be 1, 1/16, 1/64 the RXC.

SYNDET/BD (Input or output terminal)

This is a terminal which function changes according to mode.

In "internal synchronous mode," this terminal is at high level, if sync characters are received and synchronized. If status word is read, the terminal will be reset.

In "external synchronous mode," this is an input terminal.

If "High" on this input forces, MSM82C51A starts receiving data character.

In "asynchronous mode," this is an output terminal which generates "high level" output upon the detection of "break" character, if receiver data contained "low-level" space between stop bits of two continuous characters. The terminal will be reset, if RXD is at high level.

DSR (Input terminal)

This is an input port for MODEM interface. The input status of the terminal can be recognized by CPU reading status words.

DTR (Output terminal)

This is an output port for MODEM interface. It is possible to set the status of DTR by a command.

CTS (Input terminal)

This is an input terminal for MODEM interface which is used for controlling a transmit circuit. The terminal controls data transmit if the device is set in "TX Enable" status by a command. Data is transmitable if the terminal is at low level.

RTS (Output terminal)

This is an output port for MODEM interface. It is possible to set the status of $\overline{\text{RTS}}$ by a command.

■ I/O · MSM82C51ARS/GS ■ ---

ABSOLUTE MAXIMUM RATINGS

| Parameter | Sumbol | Lin | nits | | | |
|----------------------|--------|-----------------------------|-------------|------|---------------------|--|
| ratattetet | Symbol | MSM82C51ARS | MSM82C51AGS | Unit | Conditions | |
| Power supply voltage | Vcc | -0.5 ~ +7 | | v | | |
| Input voltage | VIN | -0.5 ~ V _{CC} +0.5 | | v | With respect to GND | |
| Output voltage | VOUT | -0.5 ~ V | 'CC + 0.5 | v |] | |
| Storage temperature | Tstg | -55 ~ 150 | | °C | | |
| Power dissipation | PD | 0.9 | 0.7 | w | Ta = 25° C | |

OPERATING RANGE

| Parameter | Symbol | Limits | Unit |
|-----------------------|-----------------|----------|------|
| Power supply voltage | V _{CC} | 3~6 | v |
| Operating temperature | TOP | -40 ~ 85 | °C |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min, | Typ. | Max. | Unit |
|-----------------------|--------|------|------|-----------------------|------|
| Power supply voltage | Vcc | 4.5 | 5 | 5.5 | v |
| Operating temperature | TOP | -40 | +25 | +85 | °C |
| "L" input voltage | VIL | -0.3 | 1 | +0.8 | v |
| "H" input voltage | VIH | 2.2 | | V _{CC} + 0.3 | v |

DC CHARACTERISTICS

 $(V_{cc} = 4.5 \sim 5.5 V T_a = -40^{\circ} C \sim +85^{\circ} C)$

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Measurement Conditions |
|--------------------------|------------------|------|------|------|------|--|
| "L" output voltage | VOL | | | 0.45 | V | IOL = 2 mA |
| "H" output voltage | VOH | 3.7 | | | v | I _{OH} = -400 μA |
| Input leak current | ILI. | -10 | | 10 | μA | 0 ≤ VIN ≤ VCC |
| Output leak current | ILO | -10 | | 10 | μA | 0 ≤ VOUT ≤ VCC |
| Operating supply current | ^I cco | | | 5 | mA | Asynchronous X64 during transmitting/receiving |
| Standby supply current | Iccs | | | 100 | μA | All input voltage shall be fixed at V_{CC} or GND level. |

AC CHARACTERISTICS

 $(\text{Vcc}=4.5\sim5.5\text{V},~\text{Ta}=\text{--40}\sim85^{\circ}\text{C})$

CPU Bus Interface Part

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|--------------------------|------------------|------|------|-----------------|---------|
| Address stable before RD | tAR | 20 | | NS | Note 2 |
| Address hold time for RD | ^t RA | 20 | | NS | Note 2 |
| RD pulse width | tRR | 250 | | NS | |
| Data delay from RD | ^t RD | | 200 | NS | |
| RD to data float | †DF | 10 | 100 | NS | |
| Recovery time between RD | ^t R∨R | 6 | | Тсу | Note 5 |
| Address stable before WR | tAW | 20 | | NS | Note 2 |
| Address hold time for WR | tWA | 20 | | NS | Note 2 |
| WR pulse width | tww | 250 | | NS | |
| Data set-up time for WR | tDW | 150 | | NS | |
| Data hold time for WR | twp | 20 | | NS | |
| Recovery time between WR | ^t R∨W | 6 | | т _{су} | Note 4 |
| RESET pulse width | tRESW | 6 | | Тсу | |

Serial Interface Part

| Parameter | Symbol | Min. | Max. | Unit | Remarks | | |
|---|-----------------|---------------------------------|------|---------------------|-----------------|----------|--|
| Main clock period | | tcy | 250 | | NS | Note 3 | |
| Clock low time | | t₫ | 90 | | NS | | |
| Clock high time | | tφ | 120 | t _{cy} -90 | NS | | |
| Clock rise/fall time | | t _R , t _F | | 20 | NS | | |
| TXD delay from falling edge | of TXC | ^t DTX | | 1 | μS | | |
| Transmitter clock frequency | 1X Baud | ftx | DC | 64 | kHz | <u> </u> | |
| | 16X, Baud | ftx | DC | 615 | kHz | Note 3 | |
| | 64X, Baud | ftx | DC | 615 | kHz | | |
| Transmitter clock low time | 1X Baud | ^t TPW | 13 | | Тсу | | |
| | 16X, 64X Baud | ^t TPW | 2 | | тсу | | |
| Transmitter clock high time | 1X Baud | t TPD | 15 | | тсу | | |
| | 16X, 64X Baud | t TPD | 3 | | Тсу | | |
| Receiver clock frequency | 1 X Baud | fRX | DC | 64 | kHz | | |
| | 16X Baud | fRX | DC | 615 | kHz | Note 3 | |
| | 64X Baud | fRX | DC | 615 | kHz | | |
| Receiver clock low time | 1X Baud | tRPW | 13 | | T _{cv} | _ | |
| | 16X, 64X Baud | tRPW | 2 | | Тсу | | |
| Receiver clock high time | 1X Baud | tRPD | 15 | | T _{cy} | | |
| | 16X, 64X Baud | tRPD | 3 | | т _{су} | | |
| Time from the center of last bit to the rise of TXRDY | | ^t TXRDY | | 8 | тсу | | |
| Time from the leading edge of WR to the fall of TXRDY | | ^t TXRDY CLEAR | | 400 | NS | | |
| Time from the center of last I of RXRDY | bit to the rise | ^t RXRDY | | 26 | тсу | | |

I/O MSM82C51ARS/GS =

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|---|-------------------|------|------|-----------------|---------|
| Time from the leading edge of RD to the fall of RXRDY | tRXRDY CLEAR | | 400 | NS | |
| Internal SYNDET delay time from rising edge of RXC | tIS | | 26 | т _{су} | |
| SYNDET setup time for RXC | tES | 18 | | Тсу | |
| TXE delay time from the center of last bit | TXEMPTY | 20 | | Тсу | |
| MODEM control signal delay time from rising edge of WR | twc | 8 | | т _{су} | |
| MODEM control signal setup time for falling edge of RD | tCR | 20 | | т _{су} | |
| RXD setup time for rising edge of \overrightarrow{RXC} (1X Baud) | ^t RXDS | 11 | | т _{су} | |
| RXD hold time for falling edge of RXC (1X Baud) | ^t RXDH | 17 | | т _{су} | * |

Caution 1) AC characteristics are measured at 150 pF capacity load as an output load based of 0.8 V at low level and 2.2 V at high level for output and 1.5 V for input,

- 2) Addresses are CS and C/D.
- 3) f_{TX} or $f_{RX} \le 1/(30 \text{ Tcy})$ 1 x baud f_{TX} or $f_{RX} \leq 1/(5 \text{ Tcy})$
 - 16 x, 64 x Baud
- 4) This recovery time is mode Initialization only. Recovery time between command writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 18 t_{CY} . Write Data is allowed only when TXRDY = 1.
- 5) This recovery time is Status read only. Read Data is allowed only when RXRDY = 1.
- 6) Status update can have a maximum delay of 28 clock periods from event affecting the status.

TIMING CHART

System Clock Input



Transmitter Clock and Data



Receiver Clock and Data











I/O · MSM82C51ARS/GS = ---

Write Control or Output Port Cycle (CPU \rightarrow USART)



Read Control or Input Port (CPU - USART)



Transmitter Control and Flag Timing (ASYNC Mode)





I/O · MSM82C51ARS/GS =



I/O · MSM82C51ARS/GS =



-