OKI semiconductor MSM82C84A-2RS/GS/JS

CLOCK GENERATOR AND DRIVER

GENERAL DESCRIPTION

The MSM82C84A-2RS/GS is a clock generator designed to generate MSM80C86 and MSM80C88 system clocks. Due to the use of silicon gate CMOS technology, standby current is only 40 μA (MAX.), and the power consumption is very low with 16 mA (MAX.) when a 8 MHz clock is generated.

FEATURES

- Operating frequency of 6 to 24 MHz (CLK output 2 to 8 MHz)
- $^{*}\,3\mu$ silicon gate CMOS technology for low power consumption

FUNCTIONAL BLOCK DIAGRAM

- * Built-in crystal oscillator circuit
- \cdot 3V ~ 6V single power supply

- * Built-in synchronized circuit for MSM80C86 and MSM80C88 READY and RESET
- TTL compatible
- * Built-in Schmitt trigger circuit (RES input)
- 18-pin DIP (MSM82C84A-2RS)
- 24-pin flat package (MSM82C84A-2GS)
- · 20-pin PLCC (MSM82C84A-2JS)



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Symbol Limits			Conditions
		MSM82C84A-2RS/JS	MSM82C84A-2GS		-
Supply Voltage	Vcc	-0.5 ~ +7		v	
Input Voltage	VIN	-0.5 ~	V _{CC} +0.5	v	Respect to GND
Output Voltage	Vout	-0.5 ~	V _{CC} +0.5	v	
Storage Temperature	Tstg	-55 ~ +150		°c	-
Power Dissipation	PD	0.8 0.7		w	Ta = 25°C

OPERATING RANGES

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3~6	v
Operating Temperature	TOP	-40 ~ +85	°c

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN	ТҮР	MAX	Unit	
Supply Voltage	Vcc	4.5	5	5.5	v	
Operating Temperature	ТОР	-40	+25	+85	°C	
"L" Level Input Voltage	VIL	-0.5		+0.8	v	
"H" Level Input Voltage (except RES)	N	2.2		Vee to F	v	
"H" Level Input Voltage (RES)	VIН	0.6*V _{CC}		V _{CC} +0.5	Ň	

DC CHARACTERISTICS

$(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

Parameter	Symbol	MIN	MAX	Unit	Conditions
"L" Level Output Voltage (CLK)	VOL	-	0.4	v	l _{OL} ≠ 4 mA
"L" Level Output Voltage (OTHERS)	VOL	-	0.4	v	IOL = 2.5mA
"H" Level Output Voltage (CLK)	∨он	V _{CC} -0.4	-	v	IOH =4mA
"H" Level Output Voltage (OTHERS)	∨он	V _{CC} -0.4		v	IOH = -1mA
RES Input Hysteresis	VIHR - VILR	0.2 * V _{CC}		v	
Input Leak Current (EXCEPT ASYNC)	1	-1.	+1	μA	$0 \le V_{in} \le V_{CC}$
Input Current (ASYNC)	LIA	-100	+10	μА	$0 \le V_{in} \le V_{CC}$
Standby Supply Current	Iccs		40	μA	NOTE 1
Operating Supply Current	'cc		16	mA	f = 24MHz, CL = OpF
Input Capacitance	Cin		7	pF	f = 1 MHz

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

(1)

Parameter	Symbol	MIN	MAX	Unit	Conc	litions
EFI "H" Pulse Width	TEHEL	13		ns	90%-90%	
EFI "L" Pulse Width	^t ELEH	17		ns	10%-10%	
EFI Cycle Time	TELEL	36		ns		
Crystal Oscillator Frequency		6	24	MHz		
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Active)	^t R1VCL	35		ns	ASYNC = High	
Set Up Time of RDY1 or RDY2 to CLK Rising Edge (Active)	^t R1VCH	35		. ns	ASYNC = Low	
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Inactive)	^t R1VCL	35		ns		Output load
Hold Time of RDY1 or RDY2 to CLK Falling Edge	^t CLR1X	0		ns		capacitance CLK output
Set Up Time of ASYNC to CLK Falling Edge	^t AYVCL	50		ns		CL = 100pF Others 30pF
Hold Time of ASYNC to CLK Falling Edge	^t CLAYX	0		ns		
Set Up Time of AEN1 (AEN2) to RDY1 (RDY2) Rising Edge	^t A1R1V	15		ns		
Hold Time of AEN1 (AEN2) to CLK Falling Edge	^t CLA1X	0		ns		
Set Up Time of CSYNC to EFI Rising Edge	^t YHEH	20		ns		
Hold Time of CSYNC to EFI Rising Edge	tEHYL .	10		ns		
CSYNC Pulse Width	TYHYL.	2 × tELEL		ns		
Set Up Time of RES to CLK Falling Edge	ti1HCL	65		ns		
Hold Time of RES to CLK Falling Edge	^t CLI1H	20		ns		
Input Rising Edge Time	TILIH		15	ns		
Input Falling Edge Time	tiHIL		15	ns		

Note: Parameters where timing has not been indicated in the above table are measured at V_L = 1.5V and V_H = 1.5V for both inputs and outputs.

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$ (2)

Parameter	Symbol	MIN	MAX	Unit	Cond	ditions
CLK Cycle Time	^t CLCL	125		ns		
CLK "H" Pulse Width	^t CHCL	$\frac{1}{3}$ T _{CLCL} + 2		ns		
CLK "L" Pulse Width	^t CLCH	$\frac{2}{3}$ T _{CLCL} - 15		ns		
CLK Rising and Falling Edge Times	^t CH1CH2 ^t CL2CL1		10	ns	1.0V-3.5V	
PCLK "H" Pulse Width	TPHPL	TCLCL - 20		ns		
PCLK "L" Pulse Width	^t PLPH	T _{CLCL} - 20		ns		
Time from READY Falling Edge to CLK Falling Edge	TRYLCL	-8		ns		Output lo
Time from READY Rising Edge to CLK Rising Edge	TRYHCH	$\frac{2}{3}$ ^T CLCL - 15		ns		capacitan CLK outp
Delay from CLK Falling Edge to RESET Falling Edge	^t CLIL		40	ns		CL = 100 Others 30
Delay from CLK Falling Edge to PCLK Rising Edge	¹ CLPH		22	ns		
Delay from CLK Falling Edge to PCLK Falling Edge	^t CLPL		22	ns]
Delay from OSC Falling Edge to CLK Rising Edge	tolch	5	22	ns		
Delay from OSC Falling Edge to CLK Falling Edge	^t OLCL	2	35	ns		
Output Rising Edge Time (Except CLK)	^t OLOH		15	ns	0.8V~2.2V	
Output Falling Edge Time (Except CLK)	TOHOL		15	ns	2.2V~0.8V	

Note: Parameters where timing has not been indicated in the above table are measured at $V_L = 1.5V$ and $V_H = 1.5V$ for both inputs and outputs.

PIN DESCRIPTION

Pin symbol	Name	Input/ output	Function
CSYNC	Clock synchronization singal	Input	Synchronizing signal for output of in-phase CLK signals when more than one MSM82C84A-2 is used. The internal counter is reset when this signal is at high level, and a high level CLK output is generated. The internal counter is sub- seqently activated and a 33% duty CLK output is generated when this signal is switched to low level. When this signal is used, external synchronization of EFI is necessary. When the internal oscillator is used, it is necessary for this pin to b kept to be low level.
PCLK	Peripheral clock output	Output	This peripheral circuit clock signal is output in a 50% duty cycle at a frequency half that of the clock signal.
AEN1 AEN2	Address enable signals	Input	The AEN1 signal enables RDY1, and the AEN2 signal enables RDY2. The respective RDY inputs are activated when the level applied to these pins is low. Although two separate inputs are used in multi-master systems, only the AEN which enables the RDY input to be used is to be switched to low level in the case of not using multi-master systems.
RDY1 RDY2	Bus ready signals	Input	Completion of data bus reading and writing by the device connected to the system data bus is indicated when one of these signals is switched to high level. The relevant RDY input is enables only when the corresponding AEN is at low level.
READY	Ready output	Output	This signal is obtained by synchronizing the bus ready signal with CLK. This signal is output after guaranteeing the hold time for the CPU in phase with the RDY input.
CLK	Clock output	Output	This signal is the clock used by the CPU and peripheral devices con- nected to the CPU system data bus. The output waveform is gener- ated in a 33% duty cycle at a frequency 1/3 the oscillating frequency of the crystal oscillator connected to the X1 and X2 pins, or at a frequency 1/3 the EFI input frequency.
RES	Reset in	Input	This low-level active input is used to generate a CPU reset signal. Since a Schmitt trigger is included in the input circuit for this signal, "power on resetting" can be achieved by connection of a simple RC circuit.
RESET	Reset output	Output	This signal is obtained by CLK synchronization of the input signal applied to RES and is output in opposite phase to the RES input. This signal is applied to the CPU as the system reset signal.
F/C	Clock select signal	Input	This signal selects the fundamental signal for generation of the CLK signal. The CLK is generated from the crystal oscillator output when this signal is at low level, and from the EFI input signal when at high level.
EFI	External clock signal	Input	The signal applied to this input pin generates the CLK signal when F/\overline{C} is at high level. The frequency of the input signal needs to be three times greater than the desired CLK frequency.
X1, X2	Crystal oscillator connecting pins	İnput	Crystal oscillator connections. The crystal oscillator frequency needs to be three times greater than the desired CLK frequency.
OSC	Crystal resonator output	Output	Crystal oscillator output. This output frequency is the same as the oscillating frequency of the oscillator connected to the X1 and X2 pins. As long as a Xtal oscillator is connected to the X1 and X2 pins, this output signal can be obtained independently even if F/C is set to high level to enable the EFI input to be used for CLK generation purposes.

I/O MSM82C84A-2RS/GS/JS -

Pin symbol	Name	input/ output	Function
ASYNC	Ready synchronization select signal	Input	Signal for selection of the synchronization mode of the READY signal generator circuit. When this signal is at low level, the READY signal is generated by double synchronization. And When at high level, the READY signal is generated by single synchronization. This pin is equipped with internal pull-up resister.
Vcc			+5V power supply
GND			GND

TIMING CHART

CLK • PCLK • OSC waveforms



RESET waveform



READY waveform (ASYNC = L)







DESCRIPTION OF OPERATION

(1) Oscillator Circuit

The MSM82C84A-5 internal oscillator circuit can be driven by connecting a crystal oscillator to the X1, and X2 pins.

The frequency of the crystal oscillator in this case needs to be three times greater than the desired CLK frequency.

Since the oscillator circuit output (the same output as for the crystal resonator frequency) appears at the OSC pin, independent use of this output is also possible.

Recommended Oscillator Circuit



(2) Clock Generator Circuit

This circuit generates two clock outputs-CLK obtained by dividing the input external clock or crystal oscillator circuit output by three, and PCLK obtained by halving CLK. CLK and PCLK are generated from the external clock applied to the EFI pin when F/C is at high level, and are generated from the crystal oscillator circuit when at low level.

(3) Reset Circuit

Since a Schmitt trigger circuit is used in the \overline{RES} input, the MSM82C84A-2 can be reset by "power on" by connection to a simple RC circuit. If the 80C86 or 80C88 is used as the CPU in this case, it is necessary to keep the \overline{RES} input at low level for at least 50 μs after V_{CC} reaches the 4.5V level.

(4) Ready Circuit

The READY signal generator circuit can be set to synchronization mode by ASYNC.

- (i) When ASYNC is at low level
 - The RDY input is output as the READY signal by double synchronization.

The high-level RDY input is synchronized once by the rising edge of the CLK of the first stage flipflop (F1 in the circuit diagram), and then synchronized again by the falling edge of the CLK of the next stage flip-flop (F2 in the circuit diagram), resulting in output of a high-level READY output signal (see diagram below).

The low-level RDY input is synchronized directly by the falling-edge of the CLK of the next stage flip-flop, resulting in output of a low-level READY output signal (see diagram below).



 When ASYNC is at high level The RDY input is output as the READY signal by single synchronization.

. Both low-level and high-level RDY inputs are

synchronized by the falling edge of the CLK of the next stage flip-flop, resulting in output of respective low-level and high-level READY output signals (see diagram below).



EXAMPLE OF USE (CSYNC)

The 82C84A-2 1/3 frequency divider counter is unsettled when the power is switched on. Therefore, the CSYNC pin has been included to synchronize CLK with another signal. When CSYNC is at high level, both CLK and PCLK are high-level outputs. If CSYNC is then switched to low level, CLK is output from the next input clock rising edge, and is divided by 3.

If CSYNC has not been synchronized with the input clock, use the following circuit to achieve the required synchronization

