OKI Semiconductor MSM80C154S/83C154S

CMOS 8-bit Microcontroller

GENERAL DESCRIPTION

The MSM80C154S/MSM83C154S, designed for the high speed version of the existing MSM80C154/MSM83C154, is a higher performance 8-bit microcontroller providing low-power consumption.

The MSM80C154S/MSM83C154S covers the functions and operating range of the existing MSM80C154/83C154/80C51F/80C31F.

The MSM80C154S is identical to the MSM83C154S except it does not contain the internal program memory (ROM).

FEATURES

Operating range	
Operating frequency	: 0 to 3 MHz (V_{cc} =2.2 to 6.0 V)
	0 to 12 MHz (V_{cc} =3.0 to 6.0 V)
	0 to 24 MHz (V _{cc} =4.5 to 6.0 V)
Operating voltage	: 2.2 to 6.0 V
Operating temperature	 -40 to +85°C (Operation at +125°C conforms to the other specification.)
 Fully static circuit 	········,
• Upward compatible with the MSM80C51	F/80C31F
 On-chip program memory 	: 16K words x 8 bits ROM (MSM83C154S only)
On-chip data memory	: 256 words x 8 bits RAM
• External program memory address space	: 64K bytes ROM (Max)
 External data memory address space 	: 64K bytes RAM
• 1/O ports	: 4 ports x 8 bits
(Port 1, 2, 3, impedance programmable)	: 32
 16-bit timer/counters 	: 3
 Multifunctional serial port 	: I/O Expansion mode
	: UART mode (featuring error detection)
 6-source 2-priority level 	u u u u u u u u u u u u u u u u u u u
Interrupt and multi-level	
Interrupt available by programming IP ar	nd IE registers
 Memory-mapped special function registe 	
 Bit addressable data memory and SFRs 	
 Minimum instruction cycle 	: 500 ns @ 24 MHz operation
 Standby functions 	: Power-down mode (oscillator stop)
	Activated by software or hardware; providing
	ports with floating or active status
	The software power-down stet mode is termi-
	nated by interrupt signal enabling execution from
	the interrupted address.

MSM80C154S/83C154S

 Package o 	ptions	
40-pin pla	astic DIP (DIP40-P-600)	: (Product name: MSM80C154SRS/MSM83C154S-xxxRS)
44-pin pla	stic QFP (QFP44-P-910-2K)	: (Product name: MSM80C154SGS-2K/MSM83C154S-
		xxxGS-2K)
44-pin QF	[•] J (QFJ44-P-S650)	: (Product name: MSM80C154SJS/MSM83C154S-xxxJS)
44-pin TO	2FP (TQFP44-P-1010-K)	: (Product name: MSM80C154STS-K/MSM83C154S-
		xxxTS-K)
		: (Product name: MSM80C154SJS/MSM83C154S-xxxJS) : (Product name: MSM80C154STS-K/MSM83C154S-

xxx: indicates the code number

BLOCK DIAGRAM (MSM83C154S)



259

PIN CONFIGURATION (TOP VIEW)



40-Pin Plastic DIP

PIN CONFIGURATION (Continued)



NC: No-connection pin

44-Pin Plastic QFP

261



NC: No-connection pin

44-Pin Plastic TQFP

PIN CONFIGURATION (Continued)



44-Pin Plastic QFJ

PIN DESCRIPTIONS

Symbol	Descriptipn									
P0.0 to P0.7	Bidirectional I/O ports. They are also the data/address bus (input/output of data and output of lower 8-bit address when external memory is accessed). They are open-drain outputs when used as I/O ports, but 3-state outputs when used as data/add bus.									
P1.0 to P1.7	 P1.0 to P1.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. Two of them have the following secondary functions: •P1.0 (T2) : used as external clock input pins for the timer/counter 2. •P1.1 (T2EX) : used as trigger input for the timer/counter 2 to be reloaded or captured; causing the timer/counter 2 interrupt. 									
P2.0 to P2.7	P2.0 to P2.7 are quasi-bidirectional I/O ports. They also output the higher 8-bit address when an external memory is accessed. They are pulled up internally when used as input ports.									
P3.0 to P3.7	P3.0 to P3.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. They also have the following secondary functions: •P3.0 (RXD)									
	Serial data input/output in the I/O expansion mode and serial data input in the UART mode when the serial port is used. •3.1 (TXD)									
	Synchronous clock output in the I/O expansion mode and serial data output in the UART mode when the serial port is used. -3.2 (INTO)									
	Used as input pin for the external interrupt 0, and as count-up control pin for the timer/counter 0. •3.3 (INT1)									
	Used as input pin for the external interrupt 1, and as count-up control pin for the timer/counter 1. •3.4 (T0)									
	Used as external clock input pin for the timer/counter 0. •3.5 (T1)									
	Used as external clock input pin for the timer/counter 1 and power-down-mode control input pin. •3.6 (WR)									
	Output of the write-strobe signal when data is written into external data memory. •3.7 (RD)									
	Output of the read-strobe signal when data is read from external data memory.									
ALE	Address latch enable output for latching the lower 8-bit address during external memory access. Two ALE pulses are activated per machine cycle except during external data memory access at which time one ALE pulse is skipped.									
PSEN	Program store enable output which enables the external memory output to the bus during external program memory access. Two PSEN pulses are activated per machine cycle except during external data memory access at which two PSEN pulses are skipped.									
ĒĀ	When EA is held at "H" level, the MSM 83C154S executes instructions from internal program memory at address 0000H to 3FFFH, and executes instructions from external program memory above address 3FFFH. When EA is held at "L" level, the MSM80C154S/MSM83C154S executes instructions from external program memory for all addresses.									

PIN Descriptions (Continued)

Symbol	Description								
RESET	If this pin remains "H" for at least one machine cycle, the MSM80C154S/MSM83C154S is reset Since this pin is pulled down internally, a power-on reset is achieved by simply connecting a capacitor between V_{CC} and this pin.								
XTAL1	Oscillator inverter input pin. External clock is input through XTAL1 pin.								
XTAL2	Oscillator inverter output pin.								
V _{CC}	Power supply pin during both normal operation and standby operations.								
Vss	GND pin.								

REGISTERS

Diagram of Special Function Registers

REGISTER		BIT ADDRESS										
NAME	b7	b6	b5	b4	b3	b2	b1	bO	DIRECT ADDRESS			
IOCON	FF	FE	FD	FC	FB	FA	F9	F8	0F8H (248)			
8	F7	F6	F5	F4	F3	F2	F1	FO	0F0H (240)			
ACC	E7	E6	E5	E4	E3	E2	E1	E0	0E0H (224)			
PSW	D7	D6	D5	D4	D3	D2	D1	DO	0D0H (208)			
TH2									0CDH (205)			
TL2					1		· · · · · · · · ·		0CCH (204)			
RCAP2H									0CBH (203)			
RCAP2L									0CAH (202)			
T2CON	CF	CE	CD	CC	CB	CA	C9	C8	0C8H (200)			
IP	BF	BE	BD	BC	86	BA	B9	88	0B8H (184)			
P3	B7	86	B5	B4	B3	B2	B1	B0	0B0H (176)			
IE	AF	AE	AD	AC	AB	AA	A9	A8	0A8H (168)			
P2	A7	A6	A5	A4	A3	A2	A1	A0	0A0H (160)			
SBUF						•		• • • • • • • • • • • • • • • • • • • •	99H (153)			
SCON	9F	9E	9D	9C	9B	9A	99	98	98H (152)			
P1	97	96	9 5	94	93	92	91	90	90H (144)			
TH1									8DH (141)			
THO									8CH (140)			
TL1									8BH (139)			
TLO			•						8AH (138)			
TMOD								t · · · · · · · · · · · · · · · · · · ·	89H (137)			
TCON	8F	8E	8D	8C	8B	8A	89	88	88H (136)			
PCON									87H (135)			
DPH									83H (131)			
DPL									82H (130)			
SP							······		81H (129)			
P0	87	86	85	84	83	82	81	80	80H (128)			

Special Function Registers

Timer mode register (TMOD)

NAME	ADDRESS	MSB							LSB			
		7	6	5	4	3	2	1	0			
TMOD	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO			
BIT LOCATION	FLAG				FUN	CTION						
TMOD.0	MO	M 1	MO	Timer/co	unter 0 m	ode setting						
		0	0	8-bit time	er/counter	with 5-bit g	prescalar.					
		0	1	16-bit tin	ner/counte	ч г .						
		1	0	8-bit timer/counter with 8-bit auto reloading.								
TMOD.1	M1	1	1	1 Timer/counter 0 separated into TLO (8-bit) timer/cou and THO (8-bit) timer/counter. TFO is set by TLO car TF1 is set by THO carry.								
TMOD.2	C/T	Timer/counter 0 count clock designation control bit. XTAL1•2 divided by 12 clocks is the input applied to timer/counter 0 when $C/\overline{T} = "0"$. The external clock applied to the T0 pin is the input applied to timer/counter 0 when $C/\overline{T} = "1"$.										
TMOD.3	GATE	When this bit is "0", the TRO bit of TCON (timer control register) is used to control the start and stop of timer/counter 0 counting. If this bit is "1", timer/counter 0 starts counting when both the TRO bit of TCON and INTO pin input signal are "1", and stops counting when either is changed to "0".										
TMOD.4	MO	M 1	MO	Timer/co	unter 1 m	ode setting						
		0	0	8-bit tim	er/counter	with 5-bit	prescalar.		• • • • • • • • •			
		0	1	16-bit tin	ner/counte	:г						
TMOD.5	M1	1	0	8-bit tim	er/counter	with 8-bit a	auto reloa	ding.				
	IVEL	1	1	Timer/co	unter 1 op	eration sto	pped.					
TMOD.6	C/T	Timer/counter 1 count clock designation control bit. XTAL1+2 divided by 12 clocks is the input applied to timer/counter 1 when $C/\overline{T} = "0"$. The external clock applied to the T1 pin is the input applied to timer/counter 1 when $C/\overline{T} = "1"$.										
TMOD.7	GATE	When thi timer/cou If this bit	s bit is "O' inter 1 co is "1", tirr	", the TR1 b unting. her/counter signal are	1 starts co	ounting who	en both th	e TR1 bit c	of TCON			

MSM80C154S/83C154S

Power control register (PCON)

NAME	ADDRESS	MSB							LSB				
	ADDRESS	7	6	5	4	3	2	1	0				
PCON	87H	SMOD	HPD	RPD	-	GF1	GFO	PD	IDL				
BIT LOCATION	FLAG				FUNC	TION							
PCON.0	IDL	IDLE mod and the s	de is set, b erial port r	ut XTAL1•	t is set to " 2, timer/co ve. IDLE r ited.	unters 0, 1	i and 2, th	e interrupt	circuits,				
PCON.1	PD	stopped v	D mode is set when this bit is set to "1". GPU operations and XTAL1+2 are opped when PD mode is set. PD mode is cancelled when the CPU is reset or hen an interrupt is generated.										
PCON.2	GF0	General p	urpose bit										
PCON.3	GF1	General p	ourpose bit					-					
PCON.4	_	Reserved	bit. The c	output data	is "1", if th	ne bit is rea	ad.						
PCON.5	RPD	interrupt Power-do enabled b If the inte '1" (even of the por	This bit is used to specify cancellation of CPU power down mode (IDLE or PD) by a interrupt signal. Power-down mode cannot be cancelled by an interrupt signal if the interrupt is not enabled by IE (interrupt enable register) when this bit is "0". If the interrupt flag is set to "1" by an interrupt request signal when this bit is "1" (even if interrupt is disabled), the program is executed from the next address of the power-down-mode setting instruction. The flag is reset to "0" by software.										
PCON.6	HPD	If the leve is change the syste	The hard power-down setting mode in enabled when this bit is set to "1". If the level of the power failure detect signal applied to the HPDI pin (pin 3.5) is changed from "1" to "0" when this bit is "1", XTAL1•2 oscillation is stopped and the system is put into hard power down mode. HPD mode is cancelled when the CPU is reset.										
PCON.7	SMOD	When the timer/counter 1 carry signal is used as a clock in mode 1, 2 or 3 of the serial port, this bit has the following functions. The serial port operation clock is reduced by 1/2 when the bit is "0" for delayed processing. When the bit is "1", the serial port operation clock is normal for faster processing.											

Timer control register (TCON)

NAME	ADDRESS	MSB		-					LSB			
INAME	ADDRESS	7	6	5	4	3	2	1	0			
TCON	88H	TF1	TR1	TFO	TR0	IE1	IT1	1E0	ITO			
BIT LOCATION	FLAG				FUNC	TION	1	1	1			
TCON.0	ITO			signal is u when "1".	ised in leve	I-detect m	iode when	this bit is	'O" and in			
TCON.1	IEO	The bit is	nterrupt request flag for external interrupt 0. The bit is reset automatically when an interrupt is serviced. The bit can be set and reset by software when ITO = "1".									
TCON.2	IT1		External interrupt 1 signal is used in level detect mode when this bit is "0", and in trigger detect mode when "1".									
TCON.3	IE1	The bit is	Interrupt request flag for external interrupt 1. The bit is reset automatically when an interrupt is serviced. The bit can be set and reset by software when IT1 = "1".									
TCON.4	TRO				ol bit for tir ng when th			s counitng	when "0".			
TCON.5	TFO	The bit is	reset auto	omatically	r interrupt when an in rry signal is	terrupt is :		er/counter	0.			
TCON.6	TR1		Counting start and stop control bit for timer/counter 1. The timer/counter 1 starts counting when this bit is "1", and stops counting when "0"									
TCON.7	TF1	The bit is	reset auto	matically	r interrupt when interi y signal is (rupt is ser		/counter 1				

Serial port control register (SCON)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0			
SCON	98H	SMO	SM1	SM2	REN	TB8	RB8	ті ті	B			
BIT LOCATION	FLAG				FUNC	TION		1	-L			
SCON.0	RI	This flag This flag by the ST In mode	must be n is set after OP bit wh 2 or 3, how	eset by sol r the eightl en in any (wever, RI i	nterrupt re tware durir h bit of data other mode s not set if t is receive	ng interrup has been the RB8 c	it service ro received w lata is "0" w	/hen in mo				
SCON.1	TI	"End of serial port tramsmission" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been sent when in mode 0, or after the last bit of data has been sent when in any other mode.										
SCON.2	RB8	The ninth bit of data received in mode 2 or 3 is passed to RB8. The STOP bit is applied to RB8 if SM2 = "0" when in mode 1. RB8 can not be used in mode 0.										
SCON.3	TB8				nth data bit 1 TB8 by so		node 2 or :	3.				
SCON.4	REN	No recep		ontrol bit. REN = "0". when REN					*****			
SCON.5	SM2	reception The "end	" signal is	not set in on" signal :	a is "O" with the RI flag. set in the R							
SCON.6	SM1	SMO	SM1	MODE	1							
		0	0	0	8-bit shif	t register 1	/0	• ••• •				
		0	1	1	8-bit UAF	T variable	baud rate	-				
SCON.7	SMO	1	0	2	9-bit UAF	T 1/32 XT	AL1, 1/64	XTAL1 ba	ud rate			
		1	1	3	9-bit UAF	RT variable	baud rate					

Interrupt enable register (IE)

NAME	ADDRESS	MSB							LSB		
	ADDRESS	7	6	5	4	3	2	1	0		
IE	0A8H	EA	_	ET2	ES	ET1	EX1	ETO	EX0		
BIT LOCATION	FLAG				FUN	CTION		•	· · · ·		
1E.0	EXO	Interrupt	disabled v	t for extern vhen bit is vhen bit is "	"O". '	t 0.	<u>. </u>	<u> </u>			
IE.1	ETO	Interrupt	disabled v	t for timer i vhen bit is /hen bit is "	" 0 ".	l.					
IE.2	EX1	Interrupt	nterrupt control bit for external interrupt 1. nterrupt disabled when bit is "0". nterrupt enabled when bit is "1".								
IE.3	ET1	Interrupt	disabled v	t for timer i vhen bit is /hen bit is "	"O".	•					
IE.4	ES	Interrupt	disabled v	t for serial when bit is when bit is "	*0".						
IE.5	ET2	Interrupt	disabled v	t for timer i when bit is when bit is "	" 0".	•		<u> </u>			
IE.6		Reserved	bit. The	output data	is "1" if th	e bit is rea	d.				
IE.7	EA	Overall in All interru	terrupt co upts are di		en bit is "O						

MSM80C154S/83C154S

OKI Semiconductor

Interrupt priority register (IP)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0			
IP	OB8H	PCT		PT2	PS	PT1	PX1	PT0	PX0			
BIT LOCATION	FLAG				FUNG	TION			-			
IP.0	PX0			t for extern I when bit is	-	t 0.						
IP.1	PTO		rrupt priority bit for timer interrupt 0. rity is assigned when bit is *1*.									
IP.2	PX1		errupt priority bit for external interrupt 1. ority is assigned when bit is "1".									
IP.3	PT1			t for timer I when bit i								
IP.4	PS			t for serial I when bit i								
IP.5	PT2			it for timer I when bit i								
IP.6	_	Reserved	bit. The	output data	is "1" if th	e bit is rea	d.					
IP.7	PCT	The prior processe	ity registe d when th	rcuit contro r contents is bit is "0". upts can o	are valid a When th	e bit is "1",	the priorit	y interrupt	circuit is			

Program status word register (PSW)

NAME	ADDRESS	MSB 7	6	5	4				LSB				
PSW	ОДОН	CY	AC	FO	RS1	3 RS0	2 0V	1 F1	0				
BIT LOCATION		UT	AU	FU		1	00	FI	P				
· · · · · ·	P	A				TION							
PSW.0	r I	This bit is	itor (ACC) "1" when an even ni	the "1" bit	icator. number in	the accum	ulator is a	n odd nun	iber, and				
PSW.1	F1	User flag	which ma	y be set to	"0" or "1" a	is desired l	by the use	г.					
PSW.2	OV	result of a of execut	overflow flag which is set if the carry C6 from bit 6 of the ALU or CY is "1" as a esult of an arithmetic operation. The flag is also set to "1" if the resultant product f executing multiplication instruction (MUL AB) is greater than 0FFH, but is reset o "0" if the product is less than or equal to 0FFH.										
PSW.3	RS0	RAM regi	RAM register bank switch										
		RS1	RS0	BANK	K RAM ADDRESS								
		0	0	0	00H - 07H								
PSW.4	RS1	0	1	1	08H - 0F								
		1	0	2	10H - 17H								
		1	1	3	18H - 1F	Н			i				
PSW.5	FO	User flag	which ma	y be set to	"0" or "1" a	s desired	by the use	r.					
PSW.6	AC	This flag executing	Iser flag which may be set to "0" or "1" as desired by the user. Auxiliary carry flag. (his flag is set to "1" if a carry C ₃ is generated from bit 3 of the ALU as a result of xecuting an arithmetic operation instruction. In all other cases, the flag is reset to "0".										
PSW.7	CY	Main carry flag. This flag is set to "1" if a carry C_7 is generated from bit 7 of the ALU as result of executing an arithmetic operation instruction. If a carry C_7 is not generated, the flag is reset to "0".											

I/O control register (IOCON)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0
IOCON	OF8H		T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF
BIT LOCATION	FLAG		FUNCTION						
IOCON.0	ALF	outputs f	rom ports	a mode (PD 0, 1, 2, and , ports 0, 1,	d 3 are sw	itched to fi	oating stat		the
IOCON.1	P1HZ	Port 1 be	comes a h	nigh impeda	ince input	port when	this bit is	"1".	
10CON.2	P2HZ		ort 2 becomes a high impedance input port when this bit is "1".						
IOCON.3	P3HZ	Port 3 be	comes a h	nigh impeda	ince input	port when	this bit is	"1".	
IOCON.4	IZC			resistor for the 100 k Ω			witched o	fl when thi	s bit
IOCON.5	SERR	This flag received	is set to "1 at a serial	n error flag 1" if an over port. software.		ming error	is generat	ed when da	ata is
IOCON.6	T32	when this	Timer/counters 0 and 1 are connected serially to from a 32-bit timer/counter when this bit is set to "1". TF1 of TCON is set if a carry is generated in the 32-bit timer/counter.						unter
IOCON.7		Leave this	s bit at "O"	-					

Timer 2 control register (T2CON)

NAME	ADDRESS	MSB 7	6	5	4	3	2		LSB		
T2CON	0C8H	TF2	EXF2	RCLK	TCLK	EXEN2	2 TR2	1 C/T2	CP/RL2		
BIT LOCATION	FLAG		L	1		CTION		0/12			
T2CON.0	CP/RL2	16-bit au	to reload r		LK + RCLI when TC	(= "0" and (LK + RCLK			0".		
T2CON.1	C/T2	The inter	nal clocks xternal clo	(XTAL1•2	÷ 12, XTA	n control bit L1•2 ÷ 2) ai pin is passe	re used wi				
T2CON.2	TR2		unter 2 co) control bit when this bi		d stops co	unting		
T2CON.3	EXEN2					ignal contro en this bit is		nabled wi	ien *1°.		
T2CON.4	TCLK	Timer/co and the ti Note, how	unter 2 is mer/coun	ter 2 carry t the serial	baud rat signal bec	ontrol bit. e generator comes the s only use th	erial port	transmit c	lock.		
T2CON.5	RCLK	Serial por Timer/co and the ti Note, how in serial p	rt receive o unter 2 is mer/coun vever, that port mode	circuit drive switched to ter 2 carry t the serial s 1 and 3.	baud rat signal bec	ntrol bit. e generator comes the s only use th	erial port	transmit c	lock.		
T2CON.6	EXF2	Timer/counter 2 external flag. This bit is set to "1" when the T2EX timer/counter 2 external cont is changed from "1" to "0" while EXEN2 = "1". This flag serves as the timer interrupt 2 request signal. If an inte generated, EXF2 must be reset to "0" by software.							-		
T2CON.7	TF2	This bit is reload me This flag	ode or in c serves as	by a carry apture mo	de. hterrupt 2	ien timer/co request sig oftware.					

MEMORY MAPS

Program Area



. . _ . .

HEX						
OFF		• 1	IOCON	FFH~F8H	248(0F8H)	• •
			В	F7H~F0H	240(0F0H)	••
			ACC	E7H~E0H	224(0E0H)	•+
			PSW	D7H~D0H	208(0D0H)	•+
			TH2		205(0CDH)	•
			TL2		204(0CCH)	╺──┼
]			RCAP2H		203(OCBH)	•
			RCAP2L		202(0CAH)	•+
		S	T2CON	CFH~C8H	200(0C8H)	•
		5	IP	BFH~B8H	184(0B8H)	•
		ISI I	P3	В7Н~ВОН	176(0B0H)	•
			IE	AFH~A8H	168(0A8H)	•
		Ī	P2	A7H~A0H	160(0A0H)	•
	USER DATA RAM	Ē	SBUF		153(99H)	•
		SPECIAL FUNCTION REGISTERS	SCON	9FH~98H	152(98H)	.
			P1	97H~90H	144(90H)	••
		G	TH1		141(8DH)	4
		풍	THO		140(8CH)	•
			TL1		139(8BH)	-
			TLO		138(8AH)	•
:			TMOD		137(89H)	•
			TCON	8FH~88H	136(88H)	• •
1			PCON		135(87H)	
			DPH		131(83H)	•
	« «		DPL		130(82H)	
ļ			SP		129(81H)	4
80			PO	87H~80H	128(80H)	
80 7 F			· · · ·	L +=	· · · · · · · · · · · · · · · · · · ·	
	USER DATA RAM		()
30			ſ		······	
2F	7F 78		ון ר			
	BIT RAM					
20	7 0					
1F	R7 0	+ $+$ $-$	- 4		SSING	
	BANK3		l.			
18	RO	4				
17	R7 BANK2					
10	R0 BANK2					
0 F	R7	1				
08	BANK1 R0					
00	R7	4	'-	DATA ADDI	RESSING	
	RANKO					
00	RO					

Internal Data Memory and Special Function Register Layout Diagram

277

MSM80C154S/83C154S

OKI Semiconductor

Diagram of Internal Data Memory (RAM)

OFFH 80H			l	USER D	ATA RAI	M			255 128			
7FH									127			
30H		,	· · · · · · ·		ATA RAI	vi 		· · · · · · · · · · · · · · · · · · ·	48			
2FH	7F	7E	7D	70	7B	7A	79	78	47			
2EH	77	76	75	74	73	72	71	70	46			
2DH	6F	6E	6D	6C	6B	6A	69	68	45			
2CH	67	66	65	.64	63	62	61	60	44			NG
2BH	5F	5E	5D	5C	58	5A	59	58	43			REGISTER 0, 1, INDIRECT ADDRESSING
2AH	57	56	55	54	53	52	51	50	42	NG	ING	ADDF
29H	4F	4E	4D	4C	4B	4A	49	48	41	ESSII	RESS	RECT
28H	47	46	45	44	43	42	41	40	40	BIT ADDRESSING	DATA ADDRESSING	
27H	3F	3E	3D	зC	3B	ЗA	39	38	39	BIT	DATA	3 0, 1,
26H	37	36	35	34	33	32	31	30	38			ISTEF
25H	2F	2E	20	2C	2B	2A	29	28	37			REG
24H	27	26	25	24	23	22	21	20	36			
23H	1F	1E	1D	1C	18	1A	19	18	35			
22H	17	16	15	14	13	12	11	10	34			
21H	OF	0E	0D	00	08	0A	09	08	33		1	
20H	07	06	05	04	03	02	01	00	32			
1FH		• • • •	<u>ب</u>	 D.	· · ·	<u> </u>	L	<u> </u>	31			
18H	-			Bar	nk 3				24	SSIA		
17H						·		•••••	23	DDRE		
10H				Bar	nk 2				16	ECTA		1
OFH					,				15			
08H				Bar	1k 1				8	S 0-7		
07H							<u> </u>		7	REGISTERS 0-7 DIRIECT ADDRESSING		
00H				Bar	nk 0				<u>^</u>	REGI		
0011	L								0	//	! 	/

278

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc	Ta=25°C	-0.5 to 7	V
Input voltage	Vi	Ta=25°C	-0.5 to V _{CC} +0.5	V
Storage temperature	T _{STG}		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	Vcc	See below	2.0 to 6.0	v
Memory retension voltage	Vcc	f _{OSC} =0 Hz (Oscillation stop)	2.0 to 6.0	V
Oxcillation frequency	fosc	See below	1 to 24	MHz
External clock operating frequency	f extclk	See below	0 to 24	MHz
Ambient temperature	Ta	_	-40 to +85	°C

*1 Depends on the specifications for the oscillator or ceramic resonater.



ELECTRICAL CHARACTERISTICS

DC Characteristics 1

Parameter	Symbol	Condition	Min.	Тур.	Max.		Meas- uring circuit
Input Low Voltage	V _{tL}	_	-0.5		0.2 Vcc-0.1	V	
Input High Voltage	ViH	Except XTAL1, EA, and RESET	0.2 V _{CC} +0.9	_	V _{CC+} 0.5	v	
Input High Voltage	V _{IH1}	XTAL1, RESET and EA	0.7 V _{CC}	_	V _{CC} +0.5	V	
Output Low Voltage (PORT 1, 2, 3)	Vol	I _{OL} =1.6 mA		-	0.45	v	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	I _{DL} =3.2 mA		_	0.45	v	
Output High Voltage	Voн	I _{0н} =−60 µА V _{CC} =5 V±10%	2.4			v	1
(PORT 1, 2, 3)	vun	I _{0H} =−30 µА	0.75 V _{CC}	_		V	
		I _{0H} ≖−10 µA	0.9 V _{CC}	-	<u> </u>	V	
Output High Voltage	Manu	I _{OH} =−400 μA V _{CC} =5 V±10%	2.4	—		v	
(PORT 0, ALE, PSEN)	V _{OH1}	I _{0н=} –150 µА	0.75 V _{CC}	—		V	
		I _{0H} =-40 µА	0.9 V _{CC}	—		V	
Logical 0 Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	IIL / IOH	V ₁ =0.45 V V ₀ =0.45 V	-5	-	-80	μA	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	۱ _{TL}	V _I =2.0 V		_	-500	μA	Z
Input Leakage Current (PORT 0 floating, EA)	IU	$V_{SS} < V_I < V_{CC}$		_	±10	μA	3
RESET Pull-down Resistance	R _{RST}		20	40	125	kΩ	2
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)			10	pF	—
Power Down Current	IPD	_		1	50	μA	4

(V_{CC}=4.0 to 6.0 V, V_{SS}=0 V, Ta=-40 to +85°C)

Maximum power supply current normal operation I_{CC} (mA)

Vcc	4 V	5 V	6 V
Freq			
1 MHz	2.2	3.1	4.1
3 MHz	3.9	5.2	7.0
12 MHz	12.0	16.0	20.0
16 MHz	16.0	20.0	25.0
20 MHz	19.0	25.0	30.0
Vcc	4.5 V	5 V	6 V
Freq			
24 MHz	25.0	29.0	35.0

Maximum power supply current idle mode I_{CC} (mA)

Vcc	4 V	5 V	6 V
Freq			
1 MHz	0.8	1.2	1.6
3 MHz	1.2	1.7	2.3
12 MHz	3.1	4.4	5.9
16 MHz	3.8	5.5	7.3
20 MHz	4.5	6.4	8.6

Vcc	4.5 V	5 V	6 V
Freq			
24 MHz	6.4	7.4	9.8

MSM80C154S/83C154S

DC Characteristics 2

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas- uring circuit
Input Low Voltage	VIL		-0.5		0.25 Vcc-0.1	V	
Input High Voltage	V _{IH}	Except XTAL1, EA, and RESET	0.25 V _{CC} +0.9	_	V _{CC} +0.5	v	
Input High Voltage	V _{IH1}	XTAL1, RESET, and EA	0.6 V _{CC} +0.6	—	V _{CC} +0.5	V	
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	l _{0L} =10 μA	_		0.1	v	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	l _{0L} =20 μA	_		0.1	v	
Output High Voltage Output High Voltage	V _{OH}	I _{0H} =–5 µА	0.75 V _{CC}	_		v	1
(PORT 1, 2, 3) (PORT 0, ALE, <u>PSEN</u>)	V _{OH1}	I _{0H} =-20 µА	0.75 V _{CC}	_		v	
Logical O Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	i⊫ / I _{DH}	V _I =0.1 V V ₀ =0.1 V	-5		-40	μA	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	ITL	V _I =1.9 V	_		-300	μA	2
Input Leakage Current (PORT 0 floating, EA)	ILI	V _{SS} < V _I < V _{GC}	_		±10	μA	3
RESET Pull-down Resistance	R _{RST}		20	40	125	kΩ	2
Pin Capacitance	CIO	Ta=25°C, f=1 MHz (except XTAL1)	_		10	pF	
Power Down Current	IPD			1	10	μA	4

Maximum power supply current normal operation I_{CC} (mA)

Vcc	2.2 V	3.0 V	4.0 V	
Freq				
1 MHz	0.9	1.4	2.2	
3 MHz	1.8	2.4	4.3	
12 MHz	-	8.0	12.0	
16 MHz	_	—	16.0	

Maximum power supply current idle mode I_{CC} (mA)

Vcc	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.3	0.5	0.8
3 MHz	0.5	0.8	1.2
12 MHz	_	2.0	3.1
16 MHz	_		3.8

MSM80C154S/83C154S

Measuring circuits



*1: Repeated for specified input pins.

*2: Repeated for specified output pins.*3: Input logic for specified status.

AC Characteristics

(1) External program memory access AC characteristics

), ALE, and PSEN	connected with 100pF lo		80pF load ,
Parameter	Symble	Variable clock from ^{*1} 1 to 24 MHz		Unit
		Min.	Max.	
XTAL1, XTAL 2 Oscillation Cycle	tclcl	41.7	1000	ns
ALE Signal Width	t _{lHLL}	2t _{CLCL} -40	_	ns
Address Setup Time (to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15		ns
Address Hold Time (from ALE Falling Edge)	t _{llax}	1t _{CLCL} -35		ns
Instruction Data Read Time (from ALE Falling Edge)	t _{LLPL}		4t _{CLCL} -100	ns
From ALE Falling Edge to PSEN Falling Edge	t _{llpl}	1t _{CLCL} -30		ns
PSEN Signal Width	t _{PLPH}	3t _{CLCL} -35		ns
Instruction Data Read Time (from PSEN Falling Edge)	tpLIV		3t _{CLCL} -45	ns
Instruction Data Hold Time (from PSEN Rising Edge)	tpxix	0		ns
Bus Floating Time after Instruction Data Read (from PSEN Rising Edge)	t _{PXIZ}		1t _{CLCL} -20	ns
Instruction Data Read Time (from Address Output)	taviv		5t _{CLCL} -105	ns
Bus Floating Time(PSEN Rising Edge from Address float)	tazpl	0	_	ns
Address Output Time from PSEN Rising Edge	tpxav	1t _{CLCL} -20		ns

*1 The variable check is from 0 to 24 MHz when the external check is used.

285

(2) External program memory read cycle



(3) External data memory access AC characteristics

Parameter	Symble		Variable clock from ^{*1} 1 to 24 MHz	
	-	Min.	Max.	Unit
XTAL1, XTAL2 Oscillator Cycle	tclcl	41.7	1000	ns
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40		កទ
Address Setup Time (to ALE Falling Edge)	tavil	1t _{CLCL} -15	-	пѕ
Address Hold Time (from ALE Falling Edge)	t _{LLAX}	1t _{CLCL} -35	_	ns
RD Signal Width	t _{RLRL}	6t _{CLCL} -100	_	ΠS
WR Signal Width	twLwH	6t _{CLCL} -100	_	пѕ
RAM Data Read Time (from RD Signal Falling Edge)	t _{RLDV}	_	5t _{CLCL} -105	ns
RAM Data Read Hold Time (from RD Signal Rising Edge)	t _{RHDX}	0	_	ns
Data Bus Floating Time (from RD Signal Rising Edge)	t _{RHDZ}	_	2t _{CLCL} -70	ns
RAM Data Read Time (from ALE Signal Falling Edge)	tLLDV	_	8t _{CLCL} -100	ns
RAM Data Read Time (from Address Output)	tavdv	_	9t _{CLCL} -105	ns
RD/WR Output Time from ALE Falling Edge	t _{LLWL}	3t _{CLCL} -40 *2 3t _{CLCL} -100	3t _{CLCL} +40	ns
RD/WR Output Time from Address Output	tavwL	4t _{CLCL} -70		ns
WR Output Time from Data Output	tovwx	1t _{CLCL} -40	_	ns
Time from Data to WR Rising Edge	tavwn	7t _{CLCL} -105	_	ns
Data Hold Time (from WR Rising Edge)	twhox	2t _{CLCL} -50		ns
Time from to Address Float RD Output	t _{RLAZ}	0		ns
Time from RD/WR Rising Edge to ALE Rising Edge	t _{WHLH}	1tclcL-30 +2	1t _{CLCL} +40 1t _{CLCL} +100	ns

 $(V_{CC}=2.2 \text{ to } 6.0V, V_{SS}=0V, Ta=-40^{\circ}C \text{ to }+85^{\circ}C)$ PORT 0, ALE, and PSEN connected with 100pF load, other connected with 80pF load)

*1 The variable check is from 0 to 24 MHz when the external check is used.

*2 For 2.2≤V_{CC}<4 V



(4) External data memory read cycle

(5) External data memory write cycle



(6) Serial port (I/O Extension Mode) AC characteristics

		(V _{CC} =2.2 to 6.0V, V _{SS} =0V, Ta=-40°C to +85°C		
Parameter	Symbol	Min.	Max.	Unit
Serial Port Clock Cycle Time	txLxL	12tcLCL		ns
Output Data Setup to Clock Rising Edge	tovxh	10t _{CLCL} -133	-	пs
Output Data Hold After Clock Rising Edge	tхнах	2t _{CLCL} -75	_	ns
Input Data Hold After Clock Rising Edge	t _{XHDX}	0	_	ns
Clock Rising Edge to Input Data Valid	txHDV		10tcLcL-133	ns



290