


March 1997

## Features

- Industry Standard Pinout
- Very Low Operating Current . . . . . 8mA  
at  $V_{DD} = 5V$  and Cycle Time =  $1\mu s$
- Two Chip Select Inputs Simple Memory Expansion
- Memory Retention for Standby . . . . . 2V (Min)  
Battery Voltage
- Output Disable for Common I/O Systems
- Three-State Data Output for Bus Oriented Systems
- Separate Data Inputs and Outputs
- TTL Compatible (MWS5101A)

(PDIP, SBDIP)  
TOP VIEW



## Pinout

## Description

MWS5101, MWS5101A

## Ordering Information

PACKAGE	TEMP. RANGE	MWS5101		MWS5101A		PKG. NO.
		250ns	350ns	250ns	350ns	
PDIP Burn-In	0°C to +70°C	MWS5101EL2	MWS5101ELS	MWS5101AEL2	MWS5101AEL3	E22.4
					MWS5101AEL3X	E22.4
SBDIP Burn-In	0°C to +70°C	-	MWS5101DL3X	-	MWS5101ADL3	D22.4A
						D22.4A


# MWS5101, MWS5101A

## OPERATIONAL MODES

MODE	INPUTS				OUTPUT
	CHIP SELECT 1 ( $\overline{CS}_1$ )	CHIP SELECT 2 ( $\overline{CS}_2$ )	OUTPUT DISABLE (OD)	READ/WRITE ( $\overline{R/W}$ )	
Read	0	1	0	1	Read
Write	0	1	0	0	Data In
Write	0	1	1	0	High Impedance
Standby	1	X	X	X	High Impedance
Standby	X	0	X	X	High Impedance
Output Disable	X	X	1	X	High Impedance

NOTE: Logic 1 = High, Logic 0 = Low, X = Don't Care.

## Functional Block Diagram



# MWS5101, MWS5101A

## Absolute Maximum Ratings

DC Supply Voltage Range, ( $V_{DD}$ )  
 (All Voltages Referenced to  $V_{SS}$  Terminal) . . . . . -0.5V to +7V  
 Input Voltage Range, All Inputs . . . . . -0.5V to  $V_{DD} + 0.5V$   
 DC Input Current, Any One Input . . . . .  $\pm 10mA$

## Thermal Information

Thermal Resistance (Typical)  $\theta_{JA}$  ( $^{\circ}C/W$ )  $\theta_{JC}$  ( $^{\circ}C/W$ )  
 PDIP Package . . . . . 75 N/A  
 SBDIP Package . . . . . 80 21  
 Operating Temperature Range ( $T_A$ )  
 Package Type D . . . . . -55 $^{\circ}C$  to +125 $^{\circ}C$   
 Package Type E . . . . . -40 $^{\circ}C$  to +85 $^{\circ}C$   
 Maximum Storage Temperature Range ( $T_{STG}$ ) . . . -65 $^{\circ}C$  to +150 $^{\circ}C$   
 Maximum Junction Temperature  
 Ceramic Package . . . . . +175 $^{\circ}C$   
 Plastic Package . . . . . +150 $^{\circ}C$   
 Maximum Lead Temperature (During Soldering)  
 At distance 1/16"  $\pm$  1/32 In. (1.59  $\pm$  0.79mm)  
 from case for 10s max. . . . . +265 $^{\circ}C$

**Recommended Operating Conditions** At  $T_A$  = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

PARAMETER	LIMITS		UNITS
	MIN	MAX	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	V

**Static Electrical Specifications** At  $T_A = 0^{\circ}C$  to +70 $^{\circ}C$ ,  $V_{DD} = 5V \pm 5\%$

PARAMETER	SYMBOL	CONDITIONS		LIMITS						UNITS	
		$V_O$ (V)	$V_{IN}$ (V)	MWS5101			MWS5101A				
				MIN	(NOTE 1) TYP	MAX	MIN	(NOTE 1) TYP	MAX		
Quiescent Device Current	L2 Types	$I_{DD}$	-	0, 5	-	25	50	-	25	50	$\mu A$
	L3 Types		-	0, 10	-	100	200	-	100	200	$\mu A$
Output Low (Sink) Current	$I_{OL}$	0.4	0, 5	2	4	-	2	4	-	mA	
Output High (Source) Current	$I_{OH}$	4.6	0, 5	-1	-2	-	-1	-2	-	mA	
Output Voltage Low-Level	$V_{OL}$	-	0, 5	-	0	0.1	-	0	0.1	V	
Output Voltage High-Level	$V_{OH}$	-	0, 5	4.9	5	-	4.9	5	-	V	
Input Low Voltage	$V_{IL}$	-	-	-	-	1.5	-	-	0.65	V	
Input High Voltage	$V_{IH}$	-	-	3.5	-	-	2.2	-	-	V	
Input Leakage Current	$I_{IN}$	-	0, 5	-	-	$\pm 5$	-	-	$\pm 5$	$\mu A$	
Operating Current (Note 2)	$I_{DD1}$	-	0, 5	-	4	8	-	4	8	mA	
Three-State Output Leakage Current	L2 Types	$I_{OUT}$	0, 5	0, 5	-	-	$\pm 5$	-	-	$\pm 5$	$\mu A$
	L3 Types		0, 5	0, 5	-	-	$\pm 5$	-	-	$\pm 5$	$\mu A$
Input Capacitance	$C_{IN}$	-	-	-	5	7.5	-	5	7.5	pF	
Output Capacitance	$C_{OUT}$	-	-	-	10	15	-	10	15	pF	

**NOTES:**

1. Typical values are for  $T_A = +25^{\circ}C$  and nominal  $V_{DD}$ .
2. Outputs open circuited; Cycle time = 1 $\mu s$ .

## MWS5101, MWS5101A

**Dynamic Electrical Specifications** at  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 5\%$

PARAMETER	SYMBOL	LIMITS (NOTE 1)						UNITS
		L2 TYPES			L3 TYPES			
		(NOTE 2) MIN	(NOTE 3) TYP	MAX	(NOTE 2) MIN	(NOTE 3) TYP	MAX	
<b>READ CYCLE TIMES (FIGURE 1)</b>								
Read Cycle	$t_{RC}$	250	-	-	350	-	-	ns
Access from Address	$t_{AA}$	-	150	250	-	200	350	ns
Output Valid from $\overline{\text{Chip Select 1}}$	$t_{DOA1}$	-	150	250	-	200	350	ns
Output Valid from Chip Select 2	$t_{DOA2}$	-	150	250	-	200	350	ns
Output Valid from Output Disable	$t_{DOA3}$	-	-	110	-	-	150	ns
Output Hold from $\overline{\text{Chip Select 1}}$	$t_{DOH1}$	20	-	-	20	-	-	ns
Output Hold from Chip Select 2	$t_{DOH2}$	20	-	-	20	-	-	ns
Output Hold from Output Disable	$t_{DOH3}$	20	-	-	20	-	-	ns
<b>WRITE CYCLE TIMES (FIGURE 2)</b>								
Write Cycle	$t_{WC}$	300	-	-	400	-	-	ns
Address Setup	$t_{AS}$	110	-	-	150	-	-	ns
Write Recovery	$t_{WR}$	40	-	-	50	-	-	ns
Write Width	$t_{WRW}$	150	-	-	200	-	-	ns
Input Data Setup Time	$t_{DS}$	150	-	-	200	-	-	ns
Data in Hold	$t_{DH}$	40	-	-	50	-	-	ns
$\overline{\text{Chip Select 1}}$ Setup	$t_{CS1S}$	110	-	-	150	-	-	ns
Chip Select 2 Setup	$t_{CS2S}$	110	-	-	150	-	-	ns
$\overline{\text{Chip Select 1}}$ Hold	$t_{CS1H}$	0	-	-	0	-	-	ns
Chip Select 2 Hold	$t_{CS2H}$	0	-	-	0	-	-	ns
Output Disable Setup	$t_{ODS}$	110	-	-	150	-	-	ns

**NOTES:**

1. MWS5101:  $t_R, t_F = 20\text{ns}$ ,  $V_{IH} = 0.7V_{DD}$ ,  $V_{IL} = 0.3V_{DD}$ ;  $C_L = 100\text{pF}$  and MWS5101A:  $t_R, t_F = 20\text{ns}$ ,  $V_{IH} = 2.2V$ ,  $V_{IL} = 0.65V$ ;  $C_L = 50\text{pF}$  and 1 TTL Load.
2. Time required by a limit device to allow for the indicated function.
3. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




FIGURE 1. READ CYCLE TIMING WAVEFORMS




FIGURE 2. WRITE CYCLE TIME WAVEFORMS

**Data Retention Specifications** at  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ; See Figure 3

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS			UNITS	
		$V_{DR}$ (V)	$V_{DD}$ (V)	ALL TYPES				
				MIN	(NOTE 1) TYP	MAX		
Minimum Data Retention Voltage	$V_{DR}$	-	-	-	1.5	2	V	
Data Retention Quiescent Current	L2 Types	$I_{DD}$	2	-	-	2	10	$\mu\text{A}$
	L3 Types		2	-	-	5	50	$\mu\text{A}$
Chip Deselect to Data Retention Time	$t_{CDR}$	-	5	600	-	-	ns	
Recovery to Normal Operation Time	$t_{RC}$	-	5	600	-	-	ns	
$V_{DD}$ to $V_{DR}$ Rise and Fall Time	$t_R, t_F$	2	5	1	-	-	$\mu\text{s}$	

NOTE:

1. Typical Values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




FIGURE 3. LOW  $V_{DD}$  DATA RETENTION TIMING WAVEFORMS





FIGURE 4. MEMORY CELL CONFIGURATION

## MWS5101, MWS5101A



**FIGURE 5. LOGIC DIAGRAM OF CONTROLS FOR MWS5101, MWS5101A**

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

### **Sales Office Headquarters**

#### **NORTH AMERICA**

Intersil Corporation  
7585 Irvine Center Drive  
Suite 100  
Irvine, CA 92618  
TEL: (949) 341-7000  
FAX: (949) 341-7123

Intersil Corporation  
2401 Palm Bay Rd.  
Palm Bay, FL 32905  
TEL: (321) 724-7000  
FAX: (321) 724-7946

#### **EUROPE**

Intersil Europe Sarl  
Ave. William Graisse, 3  
1006 Lausanne  
Switzerland  
TEL: +41 21 6140560  
FAX: +41 21 6140579

#### **ASIA**

Intersil Corporation  
Unit 1804 18/F Guangdong Water Building  
83 Austin Road  
TST, Kowloon Hong Kong  
TEL: +852 2723 6339  
FAX: +852 2730 1433