# DUAL J-K MASTER-SLAVE FLIP-FLOP | \$54H76

N74H76

S54H76-B • N74H76-B

## DIGITAL 54/74 TTL SERIES


#### **DESCRIPTION**

These dual J-K flip-flops are based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:


- 1. Isolate slave from master
- 2. Enter information from J and K inputs to master
- 3. Disable J and K inputs
- 4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.


#### TRUTH TABLE



## PIN CONFIGURATIONS




#### **CLOCK WAVEFORM**



#### **POSITIVE LOGIC**

Low input to preset sets Q to logical 1 Low input to clear sets Q to logical 0 Clear and preset are independent of clock

### SCHEMATIC (each flip-flop)



## SIGNETICS DIGITAL 54/74 TTL SERIES - S54H76 • N74H76

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub> : S54H76 Circuits	4.5	5	5.5	V
N74H76 Circuits	4.75	5	5.25	V
Operating Free-Air Temperature Range, TA: S54H76 Circuits	-55	25	125	°c
N74H76 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, tp(clock)	12			ns
Width of Preset Pulse, tp(preset)	16			ns
Width of Clear Pulse, tp(clear)	≥tp(clock)			
Input Setup Time, t <sub>setup</sub> (See above)	p (crock)			
Input Hold Time, thold	0			

#### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS*	MIN	TYP <sup>†</sup>	MAX	דומט
Vin(1)	Input voltage required Voto ensure logical 1 at any input terminal	V <sub>CC</sub> = MIN	V <sub>CC</sub> = MIN				V
V <sub>in(0)</sub>	Input voltage required to ensure logical 0 at any input terminal	V <sub>CC</sub> = MIN				8.0	V
V <sub>out(1)</sub>	Logical 1 output voltage	V <sub>CC</sub> = MIN,	$I_{load} = -500\mu A$	2.4			V
$V_{out(0)}$	Logical 0 output voltage	V <sub>CC</sub> = MIN,	I <sub>sink</sub> = 20mA			0.4	V
lin(0)	Logical O level input current at J, K, or clock	V <sub>CC</sub> = MAX,	$V_{in} = 0.4V$			-2	mA
lin(0)	Logical O level input current at clear or preset	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V			-4	mA
<sup>l</sup> in(1)	Logical 1 level input current at J,K, or clock	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V			50 1	μA mA
lin(1)	Logical 1 level input current at clear or preset	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V			100 1	μA mA
los	Short circuit output current**	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0	-40		-100	mA
<sup>1</sup> cc	Supply current	V <sub>CC</sub> = MAX,	$V_{in} = 4.5V$		32	50	mA

## SWITCHING CHARACTERISTICS, $V_{CC}$ = 5V, $T_A$ = 25°C, N = 10

	PARAMETER	т	EST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clock</sub>	Maximum clock frequency	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω	25	30		MHz
<sup>t</sup> pd1	Propagation delay time to logical 1 level from clear or preset to output	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω		6	13	ns
<sup>t</sup> pd0	Propagation delay time to logical 0 level from clear or preset to output	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω		12	24	ns
<sup>t</sup> pd1	Propagation delay time to logical 1 level from clock to output	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω		16	21	ns
tpd0	Propagation delay time to logical 0 level from clock to output	C <sub>L</sub> = 25pF,	R <sub>L</sub> = 280Ω		22	27	ns

<sup>\*</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. † All typical values are at  $V_{CC}$  = 5V,  $T_A$  =  $25^{\circ}$ C. \*\* Not more than one output should be shorted at a time.