

# NE5036

## 6-Bit A/D Converter (Serial Output)

### Product Specification

### Linear Products

### DESCRIPTION

The NE5036 is an easy-to-use, low cost, successive-approximation Analog-to-Digital converter, fabricated in Bipolar/ $I^2L$  technology, and packaged in a convenient 8-pin miniDIP package.

With an external reference voltage, the NE5036 will accept input voltages between 0V and  $V_{REF}$ . Holding the START pin low for at least 8 clock pulses in duration will provide the 6-bit result of the conversion in a serial output format.

### FEATURES

- Three-state output buffer for easy microprocessor interfacing
- Fast successive-approximation converter, 23 $\mu$ s

- TTL compatible inputs and outputs
- Easy interface to CMOS microprocessors
- Guaranteed no missing codes over full operating range
- Single supply operation, +5V
- High impedance analog inputs
- Positive true binary serial output


### APPLICATIONS

- Temperature control
- $\mu$ P-based appliances
- Light level monitor
- Electronic toys
- Joystick interface
- $\mu$ P/transducer interface


### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
8-Pin Cerdip	0 to +70°C	NE5036FE
8-Pin Plastic DIP	0 to +70°C	NE5036N
14-Pin SO Package	0 to +70°C	NE5036D

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



## 6-Bit A/D Converter

NE5036

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Power supply voltage	7	V
V <sub>REF</sub>	Reference voltage	7	V
V <sub>IN</sub> (Analog)	Analog input voltage	7	V
V <sub>IN</sub> (Digital)	Digital input voltage ( $\overline{\text{START}}$ & CLOCK)	7	V
D <sub>OUT</sub>	Data output pin	7	V
	3-State mode Enabled mode	20	mA
$\Delta$ GND	Analog GND to digital GND	$\pm 1$	V
T <sub>A</sub>	Operating temperature range	0 to 70	°C
T <sub>STG</sub>	Storage temperature range	-65 to 150	°C
T <sub>SOLD</sub>	Lead soldering temperature (10sec max)	300	°C
P <sub>D</sub>	Maximum power dissipation, T <sub>A</sub> = 25°C (still-air) <sup>1</sup>		
	FE package	780	mW
	N package	1160	mW
	D package	1090	mW

## NOTE:

- Derate above 25°C at the following rates:  
FE package at 6.0mW/°C.  
N package at 9.3mW/°C.  
D package at 8.3mW/°C.

DC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 5.0V; V<sub>REF</sub> = 2.0V; Clock = 350kHz; 0°C ≤ T<sub>A</sub> ≤ 70°C, unless otherwise specified. Typical values are specified at 25°C.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
	Resolution		6	6	6	Bits
	Relative accuracy <sup>1, 2</sup>			1/4	1/2	LSB
V <sub>CC</sub>	Positive supply voltage		+4.75	+5.0	+5.50	V
ε <sub>FS</sub>	Full-scale gain error <sup>2, 3, 4</sup>	V <sub>REF</sub> = 2.0V, T <sub>A</sub> = 25°C		±1	±2	LSB
ε <sub>ZS</sub>	Zero-scale offset error <sup>2</sup>	V <sub>REF</sub> = 2.0V, T <sub>A</sub> = 25°C		±1/2	-1/2, +2	LSB
PSR	Power supply rejection Max change in full-scale <sup>2</sup>	V <sub>REF</sub> = 2.0V 4.75V ≤ V <sub>CC</sub> ≤ 5.5V		±1/2	±1	LSB
I <sub>IN</sub>	Analog input bias current	0 ≤ V <sub>IN</sub> ≤ 2.5V		1	10	μA
I <sub>REF</sub>	Reference bias current	0 ≤ V <sub>REF</sub> ≤ 2.5V		1	10	μA
R <sub>IN</sub>	Analog input resistance		3	30		MΩ
V <sub>IH</sub>	Logic '1' input voltage		2.0			V
V <sub>IL</sub>	Logic '0' input voltage				0.8	V
I <sub>IH</sub>	Logic '1' input current				10	μA
I <sub>IL</sub>	Logic '0' input current				10	μA
I <sub>OH</sub>	Logic '1' output current	2.4V ≤ V <sub>OH</sub>	300	1		μA
I <sub>OL</sub>	Logic '0' output current	V <sub>OL</sub> ≤ 0.4V	1.6			mA
I <sub>OZ</sub>	Three-state leakage current			±0.1	±40	μA
I <sub>CC</sub>	Positive supply current			14	24	mA
P <sub>D</sub>	Power dissipation				132	mW

## NOTES:

- Relative accuracy is defined as the deviation of the code transition points from the ideal code transition points on the straight line drawn from zero-scale to full-scale of the device.
- Specifications given in LSBs refer to the weight of the least significant bit at the bit level which is 1.56% of the full-scale voltage.
- Full-scale gain error is the deviation of the code transition point (111110 to 111111) from its ideal value (accounting for offset error at 000000).
- The analog input voltage (V<sub>IN</sub>) range is from 0V to V<sub>REF</sub> nominally, with the output remaining at 111111 even though the input may increase from V<sub>REF</sub> to V<sub>CC</sub>. (For optimum performance V<sub>REF</sub> can be any value from 1.5V to 2.5V.)

## 6-Bit A/D Converter

NE5036

**AC ELECTRICAL CHARACTERISTICS**  $V_{CC} = 5.0V$ ;  $V_{REF} = 2.0V$ ; Clock = 350kHz;  $0^{\circ}C \leq T_A \leq 70^{\circ}C$  unless otherwise specified. Typical values are specified at 25°C. (Refer to test figures.)

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ	Max	
$f_{MAX}$	Max clock frequency			50% duty cycle	350			kHz
$t_{CONV}$	Conversion time						8	Clock cycles
$t_W$	Clock pulse width <sup>3</sup>				1.3			$\mu s$
$t_S$	Setup time, $\overline{START}$ to clock <sup>2</sup>	Clock	$\overline{START}$		500			ns
$t_P (OUT)$	Propagation delay <sup>1</sup>	Data out	Clock	$T_A = 25^{\circ}C$ , $t_R = t_F < 20ns$			600	ns
$t_P (3-STATE)$	Propagation delay <sup>1</sup>	Data (3-State)	$\overline{START}$	$T_A = 25^{\circ}C$ , $t_R = t_F < 20ns$			600	ns

**NOTES:**

1. The time between the specified reference points on the clock and the output waveforms with the output changing (Low-to-High or High-to-Low).
2. The High-to-Low transition of the  $\overline{START}$  pulse should occur at least 500ns prior to the negative edge of the clock pulse to insure its recognition. The  $\overline{START}$  pulse should stay high for at least 500ns between conversions to guarantee proper recognition.
3. Negative or positive.

# 6-Bit A/D Converter

NE5036

## CIRCUIT DESCRIPTION

NE5036 is a complete 6-bit, serial output, A/D converter which incorporates the successive approximation method. The chip includes the internal control logic, the successive approximation register (SAR), 6-bit DAC, comparator and the output buffer. An externally-generated clock source (maximum frequency = 350kHz) must be provided to Pin 6. An external reference voltage supplied to Pin 2 sets the full-scale range of the A/D converter as shown in the Block Diagram.

Upon the  $\overline{\text{START}}$  pin going low, successive approximation conversion commences after the first low-going edge of the clock pulse. Successive bits, beginning with the MSB (D5), are applied to the input of the internal 6-bit current output DAC by the  $I^2L$  successive approximation register.

The comparator determines whether the output current of the DAC is greater or less than the input current, converted from the unknown analog input voltage through the  $V/I$  converter. If the DAC output is greater, that bit of the DAC is set to 0 and simultaneously

the output buffer goes to 0. If it is less, that bit stays at 1 and the output buffer goes to 1. After the second High-to-Low transition of the clock pulse, the MSB (D5) data is valid. On successive clock pulses, successive bits are tried and the output buffer represents that bit.  $\overline{\text{START}}$  has to stay low for at least 8 clock pulses for the conversion to be completed and to access the 6-bit result of the conversion. A conversion in process can be interrupted by issuing another  $\overline{\text{START}}$  pulse.

When  $\overline{\text{START}}$  is in a high state, the output buffer is in a high impedance state.

The timing diagram for the device is shown in Figure 1.

## TRANSFER CHARACTERISTICS

The NE5036 is designed to have a nominal  $1/2$  LSB offset, so that the code transition points are located  $1/2$  LSB on either side of the exact analog input for a given code. Thus, the first transition (000000 to 000001) will occur at an input of  $1/2$  LSB (15.63mV with a  $V_{REF}$  of 2.0V), plus any offset. Subsequent transition

(to full-scale — 111111) will occur at 62.5 LSB (1.953V at  $V_{REF}$  of 2.0V).

The ideal transfer characteristic of NE5036 is shown in Figure 2.

## LAYOUT PRECAUTIONS

Analog ground (Pin 4) and Digital ground (Pin 5) are not connected internally and should be connected together as close to the device as possible for optimum performance. The leads to the analog inputs should be kept as short as possible to minimize input noise pick-up. Input bypass capacitors from the analog inputs to ground will eliminate noise pick-up. Power supplies should be decoupled with at least  $1\mu F$  and should be located close to the device to minimize the effects of noise spikes on  $V_{CC}$ .

The reference input and the analog voltage input must both remain stable during conversion to insure accuracy and proper operation. This can be done by adequately bypassing these inputs and/or keeping the impedance at these inputs at or below  $2k\Omega$ .




Figure 1. Timing Diagram





Figure 2. Ideal Transfer Characteristics

# 6-Bit A/D Converter

NE5036


## TYPICAL PERFORMANCE CHARACTERISTICS




# 6-Bit A/D Converter

NE5036


## AC TEST CIRCUITS AND WAVEFORMS



Data Output (Low-to-High)



Data Output (High-to-Low)




Propagation Delay Time  $t_p$  (Data)

# 6-Bit A/D Converter


NE5036

## TYPICAL APPLICATIONS



TC124605

1. Basic NE5036 Configuration



BD670305

2. Digital Communications Using NE5036