# INTEGRATED CIRCUITS



Preliminary specification

1996 Nov 01





### OM5234/OM5284

#### DESCRIPTION

The OM5234 and OM5284 single-chip 8-bit microcontrollers are manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. The OM5234 and OM5284 are pre-programmed devices for specific applications. Unless specifically stated otherwise, all references to OM5234 apply equally to OM5284.

The OM5234 contains a non-volatile  $16k \times 8$  read-only program memory, a volatile  $256 \times 8$  read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, UART and on-chip oscillator and timing circuits.

#### **FEATURES**

- 80C51 central processing unit
- 6k × 8 ROM
- 256 × 8 RAM
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- Full-duplex UART facilities
- Power control modes
  - Idle mode
  - Power-down mode
- ROM code protection

#### **ORDERING INFORMATION**

<u>OM5234</u> / F T P /	/ <u>YYY</u>	OM5284 X Y ZZ					
Device OM5234	ROM code for application 5XX, etc.	Device OM5284	<ul> <li>ROM code for application 01, 02, 03</li> </ul>				
Frequency Range $-$ F = 3.5 to 16MHz I = 3.5 to 24MHz Temperature Range $-$ B = 0 to 70°C	Package designator A = Plastic Leaded Chip Carrier B = Plastic Quad Flat Package P = Plastic Dual In-Line Package	Frequency Range E = 3.5 to 16MHz I = 3.5 to 24MHz	l Chip Carier lat Package -Line Package				
PART NUMBER	-	TEMPERATURE RANGE °C AND PACKAGE					
OM5234/FBB/YYY	0 to 70°C, Plastic Quad Flat Packag	je		16	SOT307-2		
OM5234/FBP/YYY	0 to 70°C, Plastic Dual In-Line Pack	age		16	SOT129-1		
OM5234/FBA/YYY	OM5234/FBA/YYY 0 to 70°C, Plastic Leaded Chip Carrier 16						
OM5284EBYY	0 to 70°C, Plastic Quad Flat Package 16 SOT						
OM5284EAYY	0 to 70°C, Plastic Leaded Chip Carrier 16 SOT						
OM5284EPYY	5284EPYY 0 to 70°C, Plastic Dual In-Line Package 16 SOT129						

#### LOGIC SYMBOL



### OM5234/OM5284

#### PIN CONFIGURATIONS DUAL IN-LINE PACKAGE PIN FUNCTIONS

		7	
P1.0 1	U	40 V <sub>DD</sub>	
P1.1 2		39 P0.0/AD0	
P1.2 3		38 P0.1/AD1	
P1.3 4		37 P0.2/AD2	
P1.4 5		36 P0.3/AD3	
P1.5 6		35 P0.4/AD4	
P1.6 7		34 P0.5/AD5	
P1.7 8		33 P0.6/AD6	
RST 9		32 P0.7/AD7	
P3.0/RxD 10	DUAL	31 EA	
P3.1/TxD 11	PACKAGE	30 ALE	
P3.2/INT0 12		29 PSEN	
P3.3/INT1 13		28 P2.7/A15	
P3.4/T0 14		27 P2.6/A14	
P3.5/T1 15		26 P2.5/A13	
P3.6/WR 16		25 P2.4/A12	
P3.7/RD 17		24 P2.3/A11	
XTAL2 18		23 P2.2/A10	
XTAL1 19		22 P2.1/A9	
V <sub>SS</sub> 20		21 P2.0/A8	
		J	SU00802

# PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



#### PLASTIC QUAD FLAT PACK PIN FUNCTIONS



### OM5234/OM5284

#### **PIN DESCRIPTIONS**

	PIN NUMBER		PIN NUMBER		
MNEMONIC	PLCC	QFP	DIP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	22	6, 16, 28, 39	20	I	Ground: 0V reference. With the QFP package, all $V_{SS}$ pins ( $V_{SS1}$ to $V_{SS4}$ ) must be connected.
V <sub>DD</sub>	44	38	40	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	43–36	37–30	39–32	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	2–9	40–44, 1–3	1–8	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7, which are open drain for OM5234 (only). Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Alternate functions include:
P1.6 P1.7	8 9	2 3	7	1/O 1/O	Bidirectional I/O with internal pull-ups (OM5284), and open drain for (OM5234). Bidirectional I/O with internal pull-ups (OM5284), and open drain for (OM5234).
P2.0-P2.7	24–31	18–25	21–28	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	11, 13–19	5, 7–13	10–17	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	11	5	10	1	RxD (P3.0): Serial input port
	13	7	11	0	TxD (P3.1): Serial output port
	14	8	12	1	INT0 (P3.2): External interrupt
	15	9	13		INT1 (P3.3): External interrupt
	16	10	14		T0 (P3.4): Timer 0 external input
	17 18	11 12	15 16	   0	T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe
	19	12	17	0	<b>RD</b> (P3.7): External data memory read strobe
RST	10	4	9		<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE	33	27	30	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	32	26	29	0	<b>Program Store Enable:</b> Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory, two activations of <u>PSEN</u> are skipped during each access to external data memory. <u>PSEN</u> is not activated (remains HIGH) during fetches from external program memory. <u>PSEN</u> can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull-ups.
ĒĀ	35	29	31	I	<b>External Access:</b> If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 16384. If during a RESET, EA is held at TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1	21	15	19	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	20	14	18	0	Crystal 2: Output from the inverting oscillator amplifier.
NOTE:					

#### NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{DD}$  + 0.5V or  $V_{SS}$  – 0.5V, respectively.

### OM5234/OM5284

#### DC ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V, V_{DD} = 5V \pm 10\%, T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ 

		TEST	LIM	IITS		
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V <sub>IL</sub>	Input low voltage, except EA, P1.6, P1.7		-0.5	0.2V <sub>DD</sub> -0.1	V	
V <sub>IL1</sub>	Input low voltage to EA		-0.5	0.2V <sub>DD</sub> -0.3	V	
V <sub>IL2</sub>	Input low voltage to P1.6, P1.7		-0.5	0.3V <sub>DD</sub>	V	
V <sub>IH</sub>	Input high voltage, except XTAL1, RST, P1.6, P1.7		0.2V <sub>DD</sub> +0.9	V <sub>DD</sub> +0.5	V	
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>DD</sub>	V <sub>DD</sub> +0.5	V	
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6, P1.7	I <sub>OL</sub> = 1.6mA <sup>6, 7</sup>		0.45	V	
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN	I <sub>OL</sub> = 3.2mA <sup>6, 7</sup>		0.45	V	
V <sub>OL2</sub>	Output low voltage, P1.6, P1.7	I <sub>OL</sub> = 3.0mA		0.4	V	
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3, ALE, PSEN <sup>8</sup>	I <sub>OH</sub> = -25μA	0.75V <sub>DD</sub>		V	
IIL	Logical 0 input current, ports 1, 2, 3, except P1.6, P1.7	V <sub>IN</sub> = 0.45V		-50	μA	
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6, P1.7	See note 5		-650	μA	
I <sub>L1</sub>	Input leakage current, port 0, EA, P1.6, P1.7	0.45V < V <sub>I</sub> < 4.7V		±10	μΑ	
I <sub>DD</sub>	Power supply current: Active mode @ 16MHz <sup>1, 9</sup> Idle mode @ 16MHz <sup>2, 9</sup> Power down mode <sup>3, 4</sup>	V <sub>DD</sub> =5.5V		32.0 6 50	mA mA μA	
R <sub>RST</sub>	Internal reset pull-down resistor		40	225	kΩ	
C <sub>IO</sub>	Pin capacitance			15	pF	

NOTES:

1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 5ns$ ;  $V_{IL} = V_{SS} + 0.5V$ ;  $V_{IH} = V_{DD} - 0.5V$ ; XTAL2 not connected;  $\overline{EA} = RST = Port 0 = P1.6 = P1.7 = V_{DD}$ . 2. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 5ns$ ;  $V_{IL} = V_{SS} + 0.5V$ ;

 $V_{IH} = V_{DD} - 0.5V$ ; XTAL2 not connected; Port 0 = P1.6 = P1.7 =  $V_{DD}$ ; EA = RST =  $V_{SS}$ .

3. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 =  $V_{DD}$ ;

 $\overline{EA} = RST = V_{SS}.$ 4. 2V  $\leq V_{PD} \leq V_{DD}max.$ 

5. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

7. Under steady state (non-transient) conditions, IoL must be externally limited as follows: Maximum IoL = 10mA per port pin; Maximum  $I_{OL}$  = 26mA total for Port 0; Maximum  $I_{OL}$  = 15mA total for Ports 1, 2, and 3; Maximum  $I_{OL}$  = 71mA total for all output pins. If  $I_{OL}$  exceeds the test conditions, Vol may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

8. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.

IDDMAX for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA. 9.

### OM5234/OM5284



Figure 1. I<sub>DD</sub> vs. Frequency

#### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

			16MHz CLOCK VARIAB		VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
External Clo	ock						
t <sub>CHCX</sub>	2	High time <sup>3</sup>	20		20	t <sub>CLCL</sub> - t <sub>LOW</sub>	ns
t <sub>CLCX</sub>	2	Low time <sup>3</sup>	20		20	t <sub>CLCL</sub> – t <sub>HIGH</sub>	ns
t <sub>CLCH</sub>	2	Rise time <sup>3</sup>		20		20	ns
t <sub>CHCL</sub>	2	Fall time <sup>3</sup>		20		20	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. These values are characterized but not 100% production tested.



Figure 2. AC Testing Input/Output

SOT187-2

# CMOS single-chip 8-bit microcontrollers

### OM5234/OM5284





#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	Α	A <sub>1</sub> min.	Α3	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	е <sub>D</sub>	еE	HD	Η <sub>E</sub>	k	k <sub>1</sub> max.	Lp	v	w	У	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33			16.66 16.51			16.00 14.99			1.22 1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 <sup>0</sup>
inches	0.180 0.165	0.020	0.01			0.032 0.026			0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFEF	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1350E DATE	
SOT187-2	112E10	MO-047AC			<del>-92-11-17</del> 95-02-25	

#### DIP40: plastic dual in-line package; 40 leads (600 mil)



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ			<del>-92-11-17</del> 95-01-14

SOT129-1

### OM5234/OM5284

OM5234/OM5284



### OM5234/OM5284

DEFINITIONS								
Data Sheet Identification	Product Status	Definition						
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

Let's make things better.



