

FEATURES

Low V_{OS} : 75 μV Max
Low V_{OS} Drift: 1.3 $\mu\text{V}/^\circ\text{C}$ Max
Ultrastable vs. Time: 1.5 $\mu\text{V}/\text{Month}$ Max
Low Noise: 0.6 μV p-p Max
Wide Input Voltage Range: ± 14 V
Wide Supply Voltage Range: 3 V to 18 V
Fits 725, 108A/308A, 741, AD510 Sockets
125°C Temperature-Tested Dice

APPLICATIONS

Wireless Base Station Control Circuits
Optical Network Control Circuits
Instrumentation
Sensors and Controls
Thermocouples
RTDs
Strain Bridges
Shunt Current Measurements
Precision Filters

GENERAL DESCRIPTION


The OP07 has very low input offset voltage (75 μV max for OP07E) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current (± 4 nA for the OP07E) and high open-loop gain (200 V/mV for the OP07E). The low offsets and high open-loop gain make the OP07 particularly useful for high gain instrumentation applications.

The wide input voltage range of ± 13 V minimum combined with a high CMRR of 106 dB (OP07E) and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at

PIN CONNECTIONS

8-Lead PDIP (P-Suffix)

8-Lead SOIC (S-Suffix)



NC = NO CONNECT

high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.

The OP07 is available in two standard performance grades. The OP07E is specified for operation over the 0°C to 70°C range, and the OP07C is specified over the -40°C to +85°C temperature range.

The OP07 is available in epoxy 8-lead PDIP and 8-lead SOIC. It is a direct replacement for 725, 108A, and OP05 amplifiers; 741 types may be directly replaced by removing the 741's nulling potentiometer. For improved specifications, see the OP177 or OP1177. For ceramic DIP and TO-99 packages and standard micro circuit (SMD) versions, see the OP77.




Figure 1. Simplified Schematic

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781/329-4700 www.analog.com
 Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

OP07—SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS ($V_S = \pm 15 V$, $T_A = 25^\circ C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage ¹	V_{OS}			30	75	μV
Long-Term V_{OS} Stability ²	V_{OS}/Time			0.3	1.5	$\mu V/\text{Mo}$
Input Offset Current	I_{OS}			0.5	3.8	nA
Input Bias Current	I_B			± 1.2	± 4.0	nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz ³		0.35	0.6	μV p-p
Input Noise Voltage Density	e_n	$f_O = 10$ Hz		10.3	18.0	$nV/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³		10.0	13.0	$nV/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz		9.6	11.0	$nV/\sqrt{\text{Hz}}$
Input Noise Current	I_n p-p			14	30	pA p-p
Input Noise Current Density	I_n	$f_O = 10$ Hz		0.32	0.80	$pA/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³		0.14	0.23	$pA/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz		0.12	0.17	$pA/\sqrt{\text{Hz}}$
Input Resistance—Differential Mode ⁴	R_{IN}		15	50		$M\Omega$
Input Resistance—Common-Mode	R_{INCM}			160		$G\Omega$
Input Voltage Range	IVR		± 13	± 14		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to ± 18 V		5	20	$\mu V/V$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2 k\Omega$, $V_O = \pm 10$ V	200	500		V/mV
		$R_L \geq 500 \Omega$, $V_O = \pm 0.5$ V, $V_S = \pm 3$ V ⁴	150	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L \geq 10 k\Omega$	± 12.5	± 13.0		V
		$R_L \geq 2 k\Omega$	± 12.0	± 12.8		V
		$R_L \geq 1 k\Omega$	± 10.5	± 12.0		V
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L \geq 2 k\Omega^3$	0.1	0.3		$V/\mu s$
Closed-Loop Bandwidth	BW	$A_{VOL} = 1^5$	0.4	0.6		MHz
Closed-Loop Output Resistance	R_O	$V_O = 0$, $I_O = 0$		60		Ω
Power Consumption	P_d	$V_S = \pm 15$ V, No Load		75	120	mW
Offset Adjustment Range		$V_S = \pm 3$ V, No Load		4	6	mW
		$R_p = 20 k\Omega$		± 4		mV

NOTES

¹Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

²Long-term input offset voltage stability refers to the averaged trend time of V_{OS} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μV , refer to the typical performance characteristics. Parameter is sample tested.

³Sample tested.

⁴Guaranteed by design.

⁵Guaranteed but not tested.

Specifications subject to change without notice.

OP07C ELECTRICAL CHARACTERISTICS ($V_S = \pm 15 V$, $T_A = 25^\circ C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage ¹	V_{OS}			60	150	μV
Long-Term V_{OS} Stability ²	V_{OS}/Time			0.4	2.0	$\mu V/\text{Mo}$
Input Offset Current	I_{OS}			0.8	6.0	nA
Input Bias Current	I_B			± 1.8	± 7.0	nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz ³		0.38	0.65	μV p-p
Input Noise Voltage Density	e_n	$f_O = 10$ Hz		10.5	20.0	$\text{nV}/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³		10.2	13.5	$\text{nV}/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz		9.8	11.5	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current	I_n p-p			15	35	pA p-p
Input Noise Current Density	I_n	$f_O = 10$ Hz		0.35	0.90	$\text{pA}/\sqrt{\text{Hz}}$
		$f_O = 100$ Hz ³		0.15	0.27	$\text{pA}/\sqrt{\text{Hz}}$
		$f_O = 1$ kHz		0.13	0.18	$\text{pA}/\sqrt{\text{Hz}}$
Input Resistance—Differential Mode ⁴	R_{IN}		8	33		$M\Omega$
Input Resistance—Common-Mode	R_{INCM}			120		$G\Omega$
Input Voltage Range	IVR			± 13	± 14	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	100	120		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to ± 18 V		7	32	$\mu V/V$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V	120	400		V/mV
		$R_L \geq 500$ Ω , $V_O = \pm 0.5$ V,				
		$V_S = \pm 3$ V ⁴	100	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L \geq 10$ k Ω		± 12.0	± 13.0	V
		$R_L \geq 2$ k Ω		± 11.5	± 12.8	V
		$R_L \geq 1$ k Ω			± 12.0	V
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L \geq 2$ k Ω ³		0.1	0.3	$V/\mu s$
Closed-Loop Bandwidth	BW	$A_{VOL} = 1^5$		0.4	0.6	MHz
Closed-Loop Output Resistance	R_O	$V_O = 0$, $I_O = 0$		60		Ω
Power Consumption	P_d	$V_S = \pm 15$ V, No Load		80	150	mW
Offset Adjustment Range		$V_S = \pm 3$ V, No Load		4	8	mW
		$R_P = 20$ k Ω			± 4	mV

NOTES

¹Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

²Long-term input offset voltage stability refers to the averaged trend time of V_{OS} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μV , refer to the typical performance characteristics. Parameter is sample tested.

³Sample tested.

⁴Guaranteed by design.

⁵Guaranteed but not tested.

Specifications subject to change without notice.

OP07—SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS ($V_S = \pm 15 V$, $0^\circ C \leq T_A \leq 70^\circ C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage ¹	V_{OS}			45	130	μV
Voltage Drift without External Trim ²	TCV_{OS}			0.3	1.3	$\mu V/^\circ C$
Voltage Drift with External Trim ³	TCV_{OSN}	$R_P = 20 k\Omega$		0.3	1.3	$\mu V/^\circ C$
Input Offset Current	I_{OS}			0.9	5.3	nA
Input Offset Current Drift	TCI_{OS}			8	35	$pA/^\circ C$
Input Bias Current	I_B			± 1.5	± 5.5	nA
Input Bias Current Drift	TCI_B			13	35	$pA/^\circ C$
Input Voltage Range	IVR		± 13	± 13.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 V$	103	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3 V$ to $\pm 18 V$		7	32	$\mu V/V$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2 k\Omega$, $V_O = \pm 10 V$	180	450		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L \geq 10 k\Omega$		± 12	± 12.6	V

NOTES

¹Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

²Guaranteed by design.

³Sample tested.

Specifications subject to change without notice.

OP07C ELECTRICAL CHARACTERISTICS ($V_S = \pm 15 V$, $-40^\circ C \leq T_A \leq +85^\circ C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage ¹	V_{OS}			85	250	μV
Voltage Drift without External Trim ²	TCV_{OS}			0.5	1.8	$\mu V/^\circ C$
Voltage Drift with External Trim ³	TCV_{OSN}	$R_P = 20 k\Omega$		0.4	1.8	$\mu V/^\circ C$
Input Offset Current	I_{OS}			1.6	8.0	nA
Input Offset Current Drift	TCI_{OS}			12	50	$pA/^\circ C$
Input Bias Current	I_B			± 2.2	± 9.0	nA
Input Bias Current Drift	TCI_B			18	50	$pA/^\circ C$
Input Voltage Range	IVR		± 13	± 13.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 V$	97	120		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3 V$ to $\pm 18 V$		10	51	$\mu V/V$
Large Signal Voltage Gain	A_{VO}	$R_L \geq 2 k\Omega$, $V_O = \pm 10 V$	100	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L \geq 10 k\Omega$		± 11	± 12.6	V

NOTES

¹Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

²Guaranteed by design.

³Sample tested.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage (V_S)	± 22 V
Input Voltage ²	± 22 V
Differential Input Voltage	± 30 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range S, P Packages	-65°C to +125°C
Operating Temperature Range OP07E	0°C to 70°C
OP07C	-40°C to +85°C
Junction Temperature Range	150°C
Lead Temperature Range (Soldering, 60 sec)	300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²For supply voltages less than ± 22 V, the absolute maximum input voltage is equal to the supply voltage.

Package Type	θ_{JA}^*	θ_{JC}	Unit
8-Lead PDIP (P)	103	43	°C/W
8-Lead SOIC (S)	158	43	°C/W

* θ_{JA} is specified for worst-case conditions, i.e., θ_{JA} is specified for device in socket for PDIP package, and θ_{JA} is specified for device soldered to printed circuit board for SOIC package.

ORDERING GUIDE


Model	Temperature Range	Package Description	Package Option
OP07EP	0°C to 70°C	8-Lead PDIP	P-8
OP07CP	-40°C to +85°C	8-Lead PDIP	P-8
OP07CS	-40°C to +85°C	8-Lead SOIC	S-8
OP07CS-REEL	-40°C to +85°C	8-Lead SOIC	S-8
OP07CS-REEL7	-40°C to +85°C	8-Lead SOIC	S-8

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP07 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




OP07 – Typical Performance Characteristics




*TPC 1. Open-Loop Gain vs.
Temperature*




*TPC 2. Offset Voltage Change
due to Thermal Shock*




TPC 3. Warm-Up Drift




*TPC 4. Maximum Error vs.
Source Resistance*




*TPC 5. Maximum Error vs.
Source Resistance*




*TPC 6. Input Bias Current vs.
Differential Input Voltage*




*TPC 7. Input Bias Current vs.
Temperature*




*TPC 8. Input Offset Current
vs. Temperature*




TPC 9. Low Frequency Noise




TPC 10. Total Input Noise Voltage vs. Frequency




TPC 11. Input Wideband Noise vs. Bandwidth (0.1 Hz to Frequency Indicated)




TPC 12. CMRR vs. Frequency




TPC 13. PSRR vs. Frequency




TPC 14. Open-Loop Gain vs. Power Supply Voltage




TPC 15. Open-Loop Frequency Response



TPC 16. Closed-Loop Response for Various Gain Configurations




TPC 17. Maximum Output Swing vs. Frequency




TPC 18. Maximum Output Voltage vs. Load Resistance


OP07




TPC 19. Power Consumption vs. Power Supply




TPC 20. Output Short-Circuit Current vs. Time



TPC 21. Untrimmed Offset Voltage vs. Temperature



TPC 22. Trimmed Offset Voltage vs. Temperature



TPC 23. Offset Voltage Stability vs. Time




Figure 2. Typical Offset Voltage Test Circuit




Figure 5. Burn-In Circuit





Figure 3. Typical Low Frequency Noise Circuit



PINOUT SHOWN FOR P PACKAGE



Figure 6. High Speed, Low V_{OS} Composite Amplifier

Figure 4. Optional Offset Nulling Circuit



PINOUT SHOWN FOR P PACKAGE

Figure 7. Adjustment-Free Precision Summing Amplifier

OP07

TYPICAL APPLICATIONS




Figure 8. High Stability Thermocouple Amplifier




Figure 9. Precision Absolute-Value Circuit

APPLICATIONS INFORMATION

The OP07 series units may be substituted directly into 725, 108A/308A, and OP05 sockets with or without removal of external compensation or nulling components. Additionally, the OP07 may be used in unnullled 741 type sockets. However, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP07 operation. The OP07 offset voltage may be nulled to 0 through use of a potentiometer (see offset nulling circuit diagram).

PRECISION ABSOLUTE-VALUE CIRCUIT

The OP07 provides stable operation with load capacitance of up to 500 pF and ±10 V swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor.

Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift performance. Therefore, best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the package temperature.

OUTLINE DIMENSIONS


8-Lead Standard Small Outline Package [SOIC]

Narrow Body

S-Suffix

(R-8)

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Plastic Dual-in-Line Package [PDIP]

P-Suffix

(N-8)

Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-095AA
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

OP07

Revision History

Location	Page
8/03—Data Sheet changed from REV. B to REV. C.	
Changes to OP07E ELECTRICAL SPECIFICATIONS	2
Changes to OP07C ELECTRICAL SPECIFICATIONS	3
Edits to ORDERING GUIDE	5
Edits to Figure 6	9
Updated OUTLINE DIMENSIONS	11
3/03—Data Sheet changed from REV. A to REV. B.	
Updated Package Titles	Universal
Updated OUTLINE DIMENSIONS	11
2/02—Data Sheet changed from REV. 0 to REV. A.	
Edits to FEATURES	1
Edits to ORDERING GUIDE	1
Edits to PIN CONNECTION drawings	1
Edits to ABSOLUTE MAXIMUM RATINGS	2
Deleted ELECTRICAL CHARACTERISTICS	2–3
Deleted OP07D Column from ELECTRICAL CHARACTERISTICS	4–5
Edits to TPCs	7–9
Edits to HIGH-SPEED, LOW V _{OS} COMPOSITE AMPLIFIER	9