**OPA681** 



www.ti.com

# **Speed** Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable

#### **FEATURES**

● WIDEBAND +5V OPERATION: 225MHz (G = +2)

UNITY GAIN STABLE: 280MHz (G = 1)
 HIGH OUTPUT CURRENT: 150mA
 OUTPUT VOLTAGE SWING: ±4.0V

HIGH SLEW RATE: 2100V/µs
 LOW dG/d∳: .001%/.01°

● LOW SUPPLY CURRENT: 6mA ● LOW DISABLED CURRENT: 320μA

#### **DESCRIPTION**

The OPA681 sets a new level of performance for broadband current feedback op amps. Operating on a very low 6mA supply current, the OPA681 offers a slew rate and output power normally associated with a much higher supply current. A new output stage architecture delivers a high output current with minimal voltage headroom and crossover distortion. This gives exceptional single-supply operation. Using a single +5V supply, the OPA681 can deliver a 1V to 4V output swing with over 100mA drive current and 150MHz bandwidth. This combination of features makes the OPA681 an ideal RGB line driver or single-supply ADC input driver. The OPA681's low 6mA supply current is precisely trimmed at 25°C. This trim, along with low drift over temperature,


#### **APPLICATIONS**

- xDSL LINE DRIVER
- BROADBAND VIDEO BUFFERS
- HIGH SPEED IMAGING CHANNELS
- PORTABLE INSTRUMENTS
- ADC BUFFERS
- ACTIVE FILTERS
- WIDEBAND INVERTING SUMMING
- HIGH SFDR IF AMPLIFIER

guarantees lower guaranteed maximum supply current than competing products. System power may be further reduced by using the optional disable control pin. Leaving this disable pin open, or holding it high, gives normal operation. If pulled low, the OPA681 supply current drops to less than 320µA while the output goes into a high impedance state. This feature may be used for either power savings or for video MUX applications.

#### **OPA681 RELATED PRODUCTS**

	SINGLES	DUALS	TRIPLES
Voltage Feedback	OPA680	OPA2680	OPA3680
Current Feedback	OPA681	OPA2681	OPA3681
Fixed Gain	OPA682	OPA2682	OPA3682



200MHz RF Summing Amplifier



### SPECIFICATIONS: $V_S = \pm 5V$

 $R_F$  = 402 $\Omega$ ,  $R_L$  = 100 $\Omega$ , and G = +2, (Figure 1 for AC performance only), unless otherwise noted.

		OPA681P, U, N						
		TYP		GU.	ARANTEED	)		1
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(2)</sup>	0°C to 70°C <sup>(3)</sup>	-40°C to +85°C <sup>(3)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(1)</sup>
AC PERFORMANCE (Figure 1)								
Small-Signal Bandwidth ( $V_O = 0.5Vp-p$ )	$G = +1, R_F = 453\Omega$	280				MHz	typ	C
	$G = +2, R_F = 402\Omega$ $G = +5, R_F = 261\Omega$	220 185	220	210	190	MHz MHz	min typ	B C
	$G = +3$ , $R_F = 2012$ $G = +10$ , $R_F = 180\Omega$	180				MHz	typ	C
Bandwidth for 0.1dB Gain Flatness	$G = +2, V_O = 0.5Vp-p$	90	50	45	45	MHz	min	В
Peaking at a Gain of +1	$R_F = 453, V_O = 0.5Vp-p$	0.4	2	4		dB	max	B C
Large Signal Bandwidth Slew Rate	$G = +2, V_O = 5Vp-p$ G = +2, 4V Step	150 2100	1600	1600	1200	MHz V/μs	typ min	В
Rise/Fall Time	$G = +2, V_O = 0.5V \text{ Step}$	1.7			.200	ns	typ	c
0.44	G = +2, 5V Step	2.0				ns	typ	С
Settling Time to 0.02% 0.1%	$G = +2$ , $V_O = 2V$ Step $G = +2$ , $V_O = 2V$ Step	12 8				ns ns	typ typ	C
Harmonic Distortion	$G = +2$ , $V_0 = 2V$ Step $G = +2$ , $f = 5MHz$ , $V_0 = 2Vp-p$					113	Тур	~
2nd Harmonic	$R_1 = 100\Omega$	-79	-73	-70	-68	dBc	max	В
	$R_L \ge 500\Omega$	-85	-77	-70	-69	dBc	max	В
3rd Harmonic	$R_L = 100\Omega$	-74 -77	-71	-71	-68 70	dBc	max	В
Input Voltage Noise	$R_L \ge 500\Omega$ f > 1MHz	–77 2.5	–75 3.0	–74 3.4	-72 3.6	dBc nV/√Hz	max max	B B
Non-Inverting Input Current Noise	f > 1MHz	12	14	15	15	pA/√Hz	max	В
Inverting Input Current Noise	f > 1MHz	15	18	18	19	pA/√Hz	max	В
Differential Gain	$G = +2$ , NTSC, $V_0 = 1.4Vp$ , $R_L = 150\Omega$	0.001				%	typ	C
Differential Phase	$R_L = 37.5\Omega$ $G = +2$ , NTSC, $V_O = 1.4$ Vp, $R_L = 150\Omega$	0.008 0.01				% deg	typ typ	C
Differential Fridge	$R_1 = 37.5\Omega$	0.05				deg	typ	c
DC PERFORMANCE <sup>(4)</sup>								
Open-Loop Transimpedance Gain (Z <sub>OL</sub> )	$V_O = 0V$ , $R_L = 100\Omega$	100	56	56	56	kΩ	min	Α
Input Offset Voltage Average Offset Voltage Drift	$V_{CM} = 0V$ $V_{CM} = 0V$	±1.3	±5	±6.5 +35	±7.5 +40	mV μV/∘C	max	A B
Non-Inverting Input Bias Current	$V_{CM} = 0V$ $V_{CM} = 0V$	+30	+55	±65	±85	μΑ	max max	A
Average Non-Inverting Input Bias Curre				-400	-450	nA/°C	max	В
Inverting Input Bias Current	$V_{CM} = 0V$	±10	±40	±50	±55	μΑ	max	A
Average Inverting Input Bias Current Dr	$V_{CM} = 0V$			-125	-150	nA°/C	max	В
Common-Mode Input Range <sup>(5)</sup>		±3.5	±3.4	±3.3	±3.2	V	min	A
Common-Mode Rejection	V <sub>CM</sub> = 0V	52	47	46	45	dB	min	A
Non-Inverting Input Impedance		100    2				kΩ    pF	typ	С
Inverting Input Resistance (R <sub>I</sub> )  OUTPUT™	Open-Loop	42				Ω	typ	С
Voltage Output Swing	No Load	±4.0	±3.8	±3.7	±3.6	V	min	A
voltage output owing	100Ω Load	±3.9	±3.7	±3.6	±3.3	v	min	A
Current Output, Sourcing	V <sub>O</sub> = 0	+190	+160	+140	+80	mA	min	Α
Current Output, Sinking	V <sub>O</sub> = 0	-150	-135	-130	-80	mA	min	A
Closed-Loop Output Impedance	G = +2, f = 100kHz	0.03				Ω	typ	С
<b>DISABLE (Disabled Low)</b> Power Down Supply Current (+V <sub>S</sub> )	V <sub>DIS</sub> = 0	-320				μА	typ	С
Disable Time	DIS -	100				ns	typ	С
Enable Time		25				ns	typ	С
Off Isolation Output Capacitance in Disable	G = +2, 5MHz	70 4				dB pF	typ	C
Turn On Glitch	$G = +2, R_L = 150\Omega, V_{IN} = 0$	±50				mV	typ typ	C
Turn Off Glitch	$G = +2$ , $R_L = 150\Omega$ , $V_{IN} = 0$	±20				mV	typ	С
Enable Voltage		3.3	3.5	3.6	3.7	V	min	A
Disable Voltage Control Pin Input Bias Current (DIS)	V <sub>DIS</sub> = 0	1.8 100	1.7 160	1.6 160	1.5 160	V μA	max max	A A
POWER SUPPLY	V DIS — V	100	100	100	100	μι	mux	<del>- ^`</del>
Specified Operating Voltage		±5				V	typ	С
Maximum Operating Voltage Range		_	±6	±6	±6	V	max	A
Max Quiescent Current	$V_S = \pm 5V$	6	6.4	6.5	6.6	mA m^	max	A
Min Quiescent Current Power Supply Rejection Ratio (–PSRR)	$V_S = \pm 5V$ Input Referred	6 58	<b>5.6</b> 52	5.5 50	5.0 49	mA dB	min min	A A
TEMPERATURE RANGE		1 30						<u> </u>
Specification: P, U, N						°C	typ	С
Thermal Resistance, $\theta_{JA}$	Junction-to-Ambient	100				000	,	<b> </b> _
P 8-Pin DIP U SO-8		100 125				°C/W	typ typ	C
N SOT23-6		150				°C/W	typ	č

NOTES: (1) Test levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit: junction temperature = ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out-of-node. V<sub>CM</sub> is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMR at ± CMIR limits.



### SPECIFICATIONS: $V_S = +5V$

 $R_F$  = 499 $\Omega$ ,  $R_L$  = 100 $\Omega$  to  $V_S/2$ , and G = +2, (Figure 2 for AC performance only), unless otherwise noted.

PARAMETER			OPA681P, U, N						
PARAMETER			TYP		GU.	ARANTEED	)		]
Small-Signal Bandwidth (V <sub>0</sub> = 0.5Vp-p)	PARAMETER	CONDITIONS	+25°C	+25°C <sup>(2)</sup>			UNITS		TEST LEVEL <sup>(</sup>
Small-Signal Bandwidth (V <sub>0</sub> = 0.5Vp-p)	AC PERFORMANCE (Figure 2)								
G = 42, Rp = 49800		G = +1. R <sub>=</sub> = 649Ω	250				MHz	tvp	Ιc
Sembridish for 1.148 Gain Flatness	g(-0(-)			180	140	110			
Bandwidth for 0.1dB Gain Falteness			180				MHz	typ	С
Peaking at a Gain of +1   R <sub>F</sub> = 64901, V <sub>2</sub> v > 0.5 Vp-p		$G = +10, R_F = 200\Omega$	165				MHz	typ	
Larges Signal Bandwidth   G = +2, V <sub>0</sub> = 2V <sub>0</sub> = P   200   680   570   MHz   V <sub>0</sub>   C   RiseFrail Time   G = +2, V <sub>0</sub> = 2V Step   1.5   S   N   N   N   N   N   N   N   N   N						23			
Slew Rate   G = +2, V/slep   330   700   680   570   V/js   min   B   Reaf-all Time   G = +2, V/s = 0.5V Slep   1.5   ne   V/s   C   Reaf-all Time   G = +2, V/s = 2V Slep   2.0   ne   V/s   C   Reaf-all Time   Ne   V/s   C   Reaf-all Time   Ne   V/s   Reaf-all Time   Ne	0	$R_F = 649\Omega, V_O < 0.5Vp-p$		2	4			l .	
RiseFall Time		$G = +2, V_0 = 2Vp-p$		700	000	F70			
Settling Time to 0.02%   G = +2, \( \nabla_{2} \nabla_{2} \)   Step   G = 2, \( \nabla_{2} \nabla_{2} \nabla_{2} \)   Step   G = 2, \( \nabla_{2} \nabla_{2} \nabla_{2} \nabla_{2} \)   Step   G = 2, \( \nabla_{2} \nabl				700	000	570		l .	
Settling Time to 0.02%	Nise/i all Tille								
G = +2, √g = 2V Step Harmonic Distortion G = +2, 1 = SMHz, √g = 2Vp-P 2nd Harmonic G = +2, 1 = SMHz, √g = 2Vp-P 2nd Harmonic R = +0000 to √g/2	Settling Time to 0.02%								
Hammonic Distortion									
2nd Harmonic   R_ = 100Ω to V <sub>3</sub> /2   -70   -68   -67   -63   dBc   max   B   R_ ≥ 500Ω to V <sub>3</sub> /2   -72   -70   -70   -68   dBc   max   B   max   B   R_ ≥ 500Ω to V <sub>3</sub> /2   -72   -65   -65   -62   dBc   max   B   ma	Harmonic Distortion							, ,	
R			-70	-68	-67	-63	dBc	max	lΒ
Surpt Hammonic   R <sub>i</sub> = 1000x to V <sub>2</sub> /2   -72   -65   -65   -65   -62   dBc   max   B	2.10 1 10.1110					1		l .	
Input Voltage Noise   R  ≥ 5000t to V <sub>s</sub> /2   -73   -68   -67   -67   dBc   max   B   Non-Inventing Input Current Noise   f > 1MHz   12   14   14   14   15   pA/VHz   max   B   Non-Inventing Input Current Noise   f > 1MHz   15   18   18   19   pA/VHz   max   B   B   DC PERFORMANCE(θ)   To Vision   To Vi	3rd Harmonic					1			
Non-Inverting Input Current Noise   f > 1MHz								l .	
Inverting Input Current Noise	Input Voltage Noise	f > 1MHz	2.2	3	3.4	3.6	nV/√Hz	max	В
DC PERFORMANCE	Non-Inverting Input Current Noise	f > 1MHz	12	14	14	15		max	
Open-Loop Transimpedance Gain (Z <sub>OL</sub> ) Input Offset Voltage         V <sub>O</sub> = V <sub>S</sub> /2, R <sub>i</sub> = 100Ω to V <sub>S</sub> /2         ±1         ±5         ±6.0         ±7         m/m         x         A           Average Offset Voltage Drift Northwerting Input Bias Current Drift Inverting Input Bias Current International Properties of the Pr	Inverting Input Current Noise	f > 1MHz	15	18	18	19	pA/√Hz	max	В
Input Offset Voltage	DC PERFORMANCE <sup>(4)</sup>								
Average Offset Voltage Drift   V <sub>CM</sub> = 2.5V   +40   +65   +76   +95   μA   max   A   Average Non-Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±26   ±35   μA   max   A   Average Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±26   ±35   μA   max   A   Average Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±26   ±35   μA   max   A   Average Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±26   ±35   μA   max   A   Average Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±26   ±35   μA   max   A   Average Inverting Input Voltage Is   V <sub>CM</sub> = 2.5V   ±6   ±10								l .	
Non-Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   +40   +65   +75   +95   µA max   A Averaga Non-Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±20   ±25   ±35   µA max   A Averaga Non-Inverting Input Bias Current Drift   V <sub>CM</sub> = 2.5V   ±5   ±20   ±25   ±35   µA max   A Averaga Inverting Input Bias Current Drift   V <sub>CM</sub> = 2.5V   ±6   ±25   ±35   µA max   A Averaga Inverting Input Bias Current Drift   V <sub>CM</sub> = 2.5V   ±6   ±25   ±35   µA max   A Averaga Inverting Input Bias Current Drift   V <sub>CM</sub> = 2.5V   ±6   ±26   ±35   µA max   A Averaga Inverting Input Bias Current Drift   V <sub>CM</sub> = 2.5V   ±6   ±26   ±35   µA max   A Averaga Inverting Input Resistance (R)   No. Power Supply Current (PI)   P No. Power Supply Current (PIS)   P No. Power Suppl		$V_{CM} = 2.5V$	±1	±5					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$V_{CM} = 2.5V$	40			1		l .	
Inverting Input Bias Current   V <sub>CM</sub> = 2.5V   ±5   ±26   ±25   ±35   μA   max   A		$V_{CM} = 2.5V$	+40	+65					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		IT DIIIT V <sub>CM</sub> = 2.5V	+5	+20				l .	
NPUT   Least Positive Input Voltage (S)   Most Positive Input Voltage (S)   V <sub>CM</sub> = V <sub>S</sub> /2   S.5   3.4   3.3   3.2   V min   A   Most Positive Input Voltage (S)   V <sub>CM</sub> = V <sub>S</sub> /2   S.5   45   44   44   dB   min   A   A   Most Positive Input Impedance   Min Inverting Input Impedance   Min Inverting Input Resistance (R)   Open-Loop   46   38   36   35   Ω min   A   A   A   Max Inverting Input Resistance (R)   Open-Loop   46   38   36   35   Ω min   A   A   A   A   A   A   A   A   A		$V_{CM} = 2.5V$ ft $V_{CM} = 2.5V$	13	120				l .	
Least Positive Input Voltage <sup>(S)</sup> 1.5         1.6         1.7         1.8         V         max         A           Common-Mode Rejection Ratio (CMRR)         V <sub>CM</sub> = V <sub>S</sub> /2         3.5         3.4         3.3         3.2         V         min         A           Non-Inverting Input Impedance Min Inverting Input Resistance (R <sub>I</sub> )         Open-Loop         46         38         36         35         Ω         min         A           Max Inverting Input Resistance (R <sub>I</sub> )         Open-Loop         46         53         55         60         Ω         max         A           Max Inverting Input Resistance (R <sub>I</sub> )         Open-Loop         46         53         55         60         Ω         max         A           Most Positive Output Voltage         No Load         4         3.8         3.7         3.5         V         min         A           Least Positive Output Voltage         No Load         4         3.8         3.7         3.5         V         min         A           Least Positive Output Voltage         R         No Load         4         3.8         3.7         3.5         V         min         A           Current Output, Sinking         Coutput Section         G         1.1 <td><u> </u></td> <td>V CM - 2.0 V</td> <td></td> <td></td> <td>120</td> <td>170</td> <td>100</td> <td>max</td> <td>+</td>	<u> </u>	V CM - 2.0 V			120	170	100	max	+
Most Positive Input Voltage   S   S   S   S   S   S   S   S   S			1.5	1.6	17	1.8	V	max	l <sub>A</sub>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								l .	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$V_{CM} = V_S/2$					dB		
Max Inverting Input Resistance (R )   Open-Loop   46   53   55   60   Ω   max   A	Non-Inverting Input Impedance		100    2				kΩ    pF	typ	С
$ \begin{array}{ c c c c c c c } \hline \textbf{OUTPUT} \\ \hline \textbf{Most Positive Output Voltage} & \textbf{No Load} \\ \hline \textbf{R}_{L} = 100\Omega \text{ to } V_{S}/2 & 3.9 & 3.7 & 3.6 & 3.4 & V & min & A \\ \hline \textbf{R}_{L} = 100\Omega \text{ to } V_{S}/2 & 3.9 & 3.7 & 3.6 & 3.4 & V & min & A \\ \hline \textbf{No Load} & \textbf{1} & 1.2 & 1.3 & 1.5 & V & max & A \\ \hline \textbf{Current Output, Sourcing} & V_{O} = V_{S}/2 & 1.1 & 1.3 & 1.4 & 1.6 & V & max & A \\ \hline \textbf{Current Output, Sourcing} & V_{O} = V_{S}/2 & 150 & 110 & 110 & 60 & mA & min & A \\ \hline \textbf{Current Output, Sinking} & V_{O} = V_{S}/2 & 1.50 & 110 & 110 & 60 & mA & min & A \\ \hline \textbf{Current Output, Sinking} & V_{O} = V_{S}/2 & -110 & -75 & -70 & -50 & mA & min & A \\ \hline \textbf{Current Output Dutput Impedance} & \textbf{G} = +2, f = 100kHz & 0.03 & -75 & -70 & -50 & mA & min & A \\ \hline \textbf{DISABLE (Disable Low)} & V_{DIS} = 0 & -270 & & & & & & & & & & & & & & & & & & &$								min	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Max Inverting Input Resistance (R <sub>I</sub> )	Open-Loop	46	53	55	60	Ω	max	A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Most Positive Output Voltage								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								l .	
$ \begin{array}{c} \text{Current Output, Sourcing} \\ \text{Current Output, Sinking} \\ \text{Current Output, Sinking} \\ \text{Current Output, Sinking} \\ \text{Current Output, Sinking} \\ \text{Closed-Loop Output Impedance} \\ \text{G} = +2,  f = 100kHz \\ \text{DISABLE (Disable Low)} \\ \text{Power Down Supply Current (+V_S)} \\ \text{Disable Time} \\ \text{Single-Supply Current (+V_S)} \\ \text{Control Glitch} \\ \text{G} = +2,  F_L = 150\Omega,  V_{IN} = V_S/2 \\ \text{Turn On Glitch} \\ \text{G} = +2,  R_L = 150\Omega,  V_{IN} = V_S/2 \\ \text{Turn On Glitch} \\ \text{Control Pin Input Bias Current (DIS)} \\ \text{Power Supply Operating Voltage} \\ \text{Max Quiescent Current} \\ \text{Max Quiescent Current} \\ \text{Power Supply Rejection Ratio (-PSRR)} \\ \text{Specification: P, U, N} \\ \text{TemPeRATURE RANGE} \\ \text{Specification: P, U, N} \\ \text{P 8-Pin DIP} \\ \text{U SO-8} \\ \text{Co.W}  \text{typ} \\ \text{C} \\ \text{Co.W}  \text{Co.W}  \text{Co.W} \\ \text{Co.W}$	Least Positive Output Voltage							l .	
$ \begin{array}{c} \text{Current Output, Sinking} \\ \text{Closed-Loop Output Impedance} \\ \text{DISABLE (Disable Low)} \\ \text{Power Down Supply Current (+V_S)} \\ \text{Disable Time} \\ \text{Enable Time} \\ \text{Off Isolation} \\ \text{Output Capacitance in Disable} \\ \text{Turn On Glitch} \\ \text{Turn Off Glitch} \\ \text{G} = +2, R_L = 150\Omega, V_{\text{IN}} = V_S/2 \\ \text{Enable Voltage} \\ \text{Control Pin Input Bias Current (DIS)} \\ \text{Power Down Supply Operating Voltage} \\ \text{Max Single-Supply Operating Voltage} \\ \text{Max Quiescent Current} \\ \text{Max Quiescent Current} \\ \text{NS} = +5V \\ \text{Power Supoll Ratio (-PSRR)} \\ \text{Temp Control Pin Input Besistance, } \theta_{\text{JA}} \\ \text{Power Supoll Ratio (-PSRR)} \\ \text{Turn Other Supply Operating Voltage} \\ \text{May Duscolender of Control Pin Input Besistance, } \theta_{\text{JA}} \\ \text{Power Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Possible Pin Input Bias Current Policy of Control Pin Input Besistance, } \theta_{\text{JA}} \\ \text{Power Supoll PIP} \\ \text{U SO-8} \\ \text{Soleholende} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Policy Bias Current Policy of Control Pin Input Bias Current} \\ \text{Note of the proper Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Policy Bias Current} \\ \text{Note of the proper Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Policy Bias Current} \\ \text{Note of the proper Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Policy Bias Current} \\ \text{Note of the proper Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Junction-to-Ambient} \\ \text{Done of the proper Supoll PIP} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Junction-to-Ambient} \\ \text{Policy Bias Current} \\ \text{Specification: P, U, N} \\ \text{Thermal Resistance, } \theta_{\text{JA}} \\ \text{Junction-to-Ambient} \\ \text{Policy Bias Current} \\ \text{Specification: Policy Bias Current} \\ Note of the proper Supole Pin Pin Pin Pin Pin Pin Pin Pin Pin Pin$	Current Output Sourcing							l .	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								l .	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				,,,	70	50			
Power Down Supply Current (+Vs) $V_{\overline{DIS}} = 0$ $-270$ $10$			0.00					1,712	<del>ا</del> ٽ
Disable Time $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power Down Supply Current (+V <sub>c</sub> )	$V_{\overline{DIS}} = 0$	-270				uА	tvp	Ιc
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		· DIS							ľč
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Off Isolation	G = +2, 5MHz	65				dB	typ	С
Turn Off Glitch $G = +2, R_L = 150\Omega, V_{IN} = V_S/2$ $\frac{\pm 20}{3.3}$ $\frac{3.5}{3.6}$ $\frac{3.6}{3.7}$ $\frac{3.7}{V}$ $\frac{\text{min}}{\text{min}}$ A Disable Voltage $\frac{1.8}{V_{DIS}} = 0$ $\frac{1.00}{100}$ $\frac{1.8}{V_{DIS}} = 0$ $\frac{1.00}{V_{DIS}} = 0$ $\frac{1.8}{V_{DIS}} = 0$ $\frac{1.8}{V_{DI$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$G = +2, R_L = 150\Omega, V_{IN} = V_S/2$							
Disable Voltage Control Pin Input Bias Current ( $\overline{DIS}$ ) $V_{\overline{DIS}} = 0$ 1.8 1.7 1.6 1.5 $V_{\mu A}$ typ C POWER SUPPLY  Specified Single-Supply Operating Voltage Max Single-Supply Operating Voltage Supply Operating Volt		$G = +2, R_L = 150\Omega, V_{IN} = V_S/2$							
Control Pin Input Bias Current ( $\overline{\text{DIS}}$ ) $V_{\overline{\text{DIS}}} = 0$ 100 $\mu A$ typ $C$ POWER SUPPLY Specified Single-Supply Operating Voltage Max Single-Supply Operating Voltage Max Quiescent Current $V_S = +5V$ 5.3 5.4 5.5 5.5 mA max A Min Quiescent Current $V_S = +5V$ 5.3 4.1 3.7 3.6 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 5.3 4.1 5.5 5.5 5.5 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 5.3 4.1 5.7 5.9 $V_S = +5V$ 5.3 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 5.3 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 6.0 mA min A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 7.0 mA max A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 7.0 mA max A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 8.0 mA max A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S = +5V$ 8.0 mA max A Power Supply Rejection Ratio ( $-PSRR$ ) Input Referred 48 $V_S$								l .	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V— - 0		1.7	1.0	1.5		l .	
Specified Single-Supply Operating Voltage Max Single-Supply Operating Voltage Max Guiescent Current Vs = +5V S.3 S.4 S.5 S.5 MA Max A Min Quiescent Current Vs = +5V S.3 S.4 S.5 S.5 MA Max A Min Quiescent Current Vs = +5V S.3 S.3 M.1 S.7 S.6 MA Min Quiescent Current Vs = +5V S.3 MA Min Quiescent Current Vs = +5V S.3 MA Min Quiescent Current Max A Min Quiescent Max A Min Quiescent Max A Min Quiescent Max A Min Quiescent		V <sub>DIS</sub> – 0	100				μΛ	тур	⊢∸
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		l ne	5				V	tvn	l c
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		90 	Ŭ	12	12	12			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			5.3					l .	
		V <sub>S</sub> = +5V						l .	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power Supply Rejection Ratio (-PSRR)	Input Referred	48				dB	typ	С
Thermal Resistance, $\theta_{JA}$ Junction-to-Ambient 100 °C/W typ C U SO-8 125 °C/W typ C									
P 8-Pin DIP 100   °C/W   typ   C U SO-8   125   °C/W   typ   C			-40 to +85				°C	typ	C
U SO-8   125     °C/W   typ   C		Junction-to-Ambient	400				00.444		_
DI 3011 (3-D)   1   1   1   1   1   1   1   1   1	U SO-8 N SOT23-6		125 150				°C/W	typ typ	C

NOTES: (1) Test levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit: junction temperature = ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out-of-node. V<sub>CM</sub> is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMR at ±CMIR limits.



#### **ABSOLUTE MAXIMUM RATINGS**

Power Supply	±6.5VDC
Internal Power Dissipation(1)	See Thermal Information
Differential Input Voltage	±1.2V
Input Voltage Range	±V <sub>S</sub>
Storage Temperature Range: P, U, N	40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T <sub>J</sub> )	+175°C


NOTE: (1) Packages must be derated based on specified  $\theta_{\rm JA}.$  Maximum  $\rm T_{\rm J}$  must be observed.

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

#### PIN CONFIGURATION



#### **PACKAGE/ORDERING INFORMATION**


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
OPA681P	8-Pin Plastic DIP	006	-40°C to +85°C	OPA681P	OPA681P	Rails
OPA681U	SO-8 Surface Mount	182	-40°C to +85°C	OPA681U	OPA681U	Rails
"	"	"	"	"	OPA681U/2K5	Tape and Reel
OPA681N	6-Lead SOT23-6	332	-40°C to +85°C	A81	OPA681N/250	Tape and Reel
"	"	"	"	=	OPA681N/3K	Tape and Reel


NOTES: (1) For detailed drawing and dimension table, please see end of data sheet. (2) Models with a slash (/) are available only as Tape and Reel in the quantity indicated after the slash (e.g. /2K5 indicates 2500 devices per reel). Ordering 3000 pieces of the OPA681N/3K will get a single 3000-piece Tape and Reel.





### TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$


G = +2,  $R_F$  = 402 $\Omega$ , and  $R_L$  = 100 $\Omega$ , unless otherwise noted (see Figure 1).




















### TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2, R<sub>F</sub> = 402 $\Omega$ , and R<sub>L</sub> = 100 $\Omega$ , unless otherwise noted (see Figure 1).




















### TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2,  $R_F$  = 402 $\Omega$ , and  $R_L$  = 100 $\Omega$ , unless otherwise noted (see Figure 1).




















### TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2,  $R_F$  = 402 $\Omega$ , and  $R_L$  = 100 $\Omega$ , unless otherwise noted (see Figure 1).




















### TYPICAL PERFORMANCE CURVES: $V_S = +5V$


G = +2,  $R_F$  = 499 $\Omega$ , and  $R_L$  = 100 $\Omega$  to +2.5V, unless otherwise noted (see Figure 2).






















### TYPICAL PERFORMANCE CURVES: V<sub>S</sub> = +5V (Cont.)


G = +2,  $R_F$  = 499 $\Omega$ , and  $R_L$  = 100 $\Omega$  to +2.5V, unless otherwise noted (see Figure 2).
















#### **APPLICATIONS INFORMATION**

#### WIDEBAND CURRENT FEEDBACK OPERATION

The OPA681 gives the exceptional AC performance of a wideband current feedback op amp with a highly linear, high power output stage. Requiring only 6mA quiescent current, the OPA681 will swing to within 1V of either supply rail and deliver in excess of 135mA guaranteed at room temperature. This low output headroom requirement, along with supply voltage independent biasing, gives remarkable single (+5V) supply operation. The OPA681 will deliver greater than 200MHz bandwidth driving a 2Vp-p output into  $100\Omega$  on a single +5V supply. Previous boosted output stage amplifiers have typically suffered from very poor crossover distortion as the output current goes through zero. The OPA681 achieves a comparable power gain with much better linearity. The primary advantage of a current feedback op amp over a voltage feedback op amp is that AC performance (bandwidth and distortion) is relatively independent of signal gain. For similar AC performance at low gain, with improved DC accuracy, consider the high slew rate, unity gain stable, voltage feedback OPA680.

Figure 1 shows the DC coupled, gain of +2, dual power supply circuit configuration used as the basis of the  $\pm 5V$  Specifications and Typical Performance Curves. For test purposes, the input impedance is set to  $50\Omega$  with a resistor to ground and the output impedance is set to  $50\Omega$  with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins while load powers (dBm) are defined at a matched  $50\Omega$  load. For the circuit of Figure 1, the total effective load will be  $100\Omega$  ||  $804\Omega = 89\Omega$ . The disable control line (DIS) is typically left open to guarantee normal amplifier operation. One optional component is included in Figure 1. In addition to the usual power supply de-coupling capacitors to ground, a  $0.1\mu F$  capacitor is included between the two power supply pins. In

practical PC board layouts, this optional added capacitor will typically improve the 2nd harmonic distortion performance by 3dB to 6dB.

Figure 2 shows the AC-coupled, gain of +2, single supply circuit configuration used as the basis of the +5V Specifications and Typical Performance Curves. Though not a "railto-rail" design, the OPA681 requires minimal input and output voltage headroom compared to other very wideband current feedback op amps. It will deliver a 3Vp-p output swing on a single +5V supply with greater than 150MHz bandwidth. The key requirement of broadband single supply operation is to maintain input and output signal swings within the usable voltage ranges at both the input and the output. The circuit of Figure 2 establishes an input midpoint bias using a simple resistive divider from the +5V supply (two  $806\Omega$  resistors). The input signal is then AC coupled into this midpoint voltage bias. The input voltage can swing to within 1.5V of either supply pin, giving a 2Vp-p input signal range centered between the supply pins. The input impedance matching resistor (57.6 $\Omega$ ) used for testing is adjusted to give a  $50\Omega$  input match when the parallel combination of the biasing divider network is included. The gain resistor (R<sub>G</sub>) is AC-coupled, giving the circuit a DC gain of +1—which puts the input DC bias voltage (2.5V) on the output as well. The feedback resistor value has been adjusted from the bipolar supply condition to re-optimize for a flat frequency response in +5V, gain of +2, operation (see Setting Resistor Values to Optimize Bandwidth). Again, on a single +5V supply, the output voltage can swing to within 1V of either supply pin while delivering more than 80mA output current. A demanding  $100\Omega$  load to a midpoint bias is used in this characterization circuit. The new output stage used in the OPA681 can deliver large bipolar output currents into this midpoint load with minimal crossover distortion, as shown by the +5V supply, 3rd harmonic distortion plots.




FIGURE 1. DC-Coupled, G = +2, Bipolar Supply, Specification and Test Circuit.




FIGURE 2. AC-Coupled, G = +2, Single Supply Specification and Test Circuit.



#### SINGLE-SUPPLY A/D CONVERTER INTERFACE

Most modern, high performance A/D converters (such as the Texas Instruments ADS8xx and ADS9xx series) operate on a single +5V (or lower) power supply. It has been a considerable challenge for single-supply op amps to deliver a low distortion input signal at the ADC input for signal frequencies exceeding 5MHz. The high slew rate, exceptional output swing and high linearity of the OPA681 make it an ideal single-supply ADC driver. Figure 3 shows an example input interface to a very high performance 10-bit, 60MSPS CMOS converter.

The OPA681 in the circuit of Figure 3 provides > 180 MHz bandwidth operating at a signal gain of +4 with a 2Vp-p output swing. One of the primary advantages of the current feedback internal architecture used in the OPA681 is that high bandwidth can be maintained as the signal gain is increased. The non-inverting input bias voltage is referenced to the mid-point of the ADC signal range by dividing off the top and bottom of the internal ADC reference ladder. With the gain resistor ( $R_G$ ) AC-coupled, this bias voltage has a gain of +1 to the output, centering the output voltage swing as well. Tested performance at a 20MHz analog input frequency and a 60MSPS clock rate on the converter gives > 58 dBc SFDR.

#### WIDEBAND INVERTING SUMMING AMPLIFIER

Since the signal bandwidth for a current feedback op amp may be controlled independently of the noise gain (NG, which is normally the same as the non-inverting signal gain), very broadband inverting summing stages may be implemented using the OPA681. The circuit on the front page of this data sheet shows an example inverting summing amplifier where the resistor values have been adjusted to maintain both maximum bandwidth and input impedance matching. If each RF signal is assumed to be driven from a  $50\Omega$  source, the NG for this circuit will be  $(1+100\Omega/(100\Omega/5))=6$ . The total feedback impedance (from  $V_O$  to the inverting error current) is the sum of  $R_F+(R_I\times NG)$  where  $R_I$  is the

impedance looking into the inverting input from the summing junction (see Setting Resistor Values to Optimize Performance section). Using  $100\Omega$  feedback (to get a signal gain of -2 from each input to the output pin) requires an additional  $20\Omega$  in series with the inverting input to increase the feedback impedance. With this resistor added to the typical internal  $R_I=41\Omega$ , the total feedback impedance is  $100\Omega+(65\Omega \times 6)=490\Omega$ , which is equal to the required value to get a maximum bandwidth flat frequency response for NG = 6. Tested performance shows more than 200 MHz small signal bandwidth and a -1 dBm compression of 15 dBm at the matched  $50\Omega$  load through 100 MHz.

#### WIDEBAND VIDEO MULTIPLEXING

One common application for video speed amplifiers which include a disable pin is to wire multiple amplifier outputs together, then select which one of several possible video inputs to source onto a single line. This simple "Wired-OR Video Multiplexer" can be easily implemented using the OPA681 as shown in Figure 4.

Typically, channel switching is performed either on sync or retrace time in the video signal. The two inputs are approximately equal at this time. The "make-before-break" disable characteristic of the OPA681 ensures that there is always one amplifier controlling the line when using a wired-OR circuit like that shown in Figure 4. Since both inputs may be on for a short period during the transition between channels, the outputs are combined through the output impedance matching resistors (82.5 $\Omega$  in this case). When one channel is disabled, its feedback network forms part of the output impedance and slightly attenuates the signal in getting out onto the cable. The gain and output matching resistor have been slightly increased to get a signal gain of +1 at the matched load and provide a  $75\Omega$  output impedance to the cable. The video multiplexer connection (Figure 4) also insures that the maximum differential voltage across the inputs of the unselected channel do not exceed the rated ±1.2V maximum for standard video signal levels.




FIGURE 3. Wideband, AC-Coupled, Single-Supply A/D Driver.






FIGURE 4. Two-Channel Video Multiplexer.

The section on Disable Operation shows the turn-on and turn-off switching glitches using a grounded input for a single channel is typically less than  $\pm 50 \text{mV}$ . Where two outputs are switched (as shown in Figure 6), the output line is always under the control of one amplifier or the other due to the "make-before-break" disable timing. In this case, the switching glitches for two 0V inputs drop to <20 mV.

#### SINGLE-SUPPLY "IF" AMPLIFIER

The high bandwidth provided by the OPA681 while operating on a single +5V supply lends itself well to IF amplifier applications. One of the advantages of using an op amp like the OPA681 as an IF amplifier is that precise signal gain is achieved along with much lower 3rd-order intermodulation versus quiescent power dissipation. In addition, the OPA681 in the SOT23-6 package offers a very small package with a power shutdown feature for portable applications. One concern with using op amps for an IF amplifier is their relatively high noise figures. It is sometimes suggested that an optimum source resistance can be used to minimize op amp noise figure. Adding a resistor to reach this optimum value may improve noise figure, but will actually decrease the signal-to-noise ratio. A more effective way to move towards an optimum source impedance is to bring the signal in through an input transformer. Figure 5 shows an example that is particularly useful for the OPA681.




FIGURE 5. Low Noise, Single Supply, IF Amplifier.

Bringing the signal in through a step up transformer to the inverting input gain resistor has several advantages for the OPA681. First, the decoupling capacitor on the non-inverting input eliminates the contribution of the non-inverting input current noise to the output noise. Secondly, the non-inverting input noise voltage of the op amp is actually



attenuated if reflected to the input side of  $R_G$ . Using the 1:2 (turns ratio) step-up transformer reflects the  $50\Omega$  source impedance at the primary through to the secondary as a  $200\Omega$  source impedance (and the  $200\Omega$   $R_G$  resistor is reflected through to the transformer primary as a  $50\Omega$  input matching impedance). The noise gain (NG) to the amplifier output is then 1+600/400=2.5 V/V. Taking the op amp's  $2.2 nV/\sqrt{Hz}$  input voltage noise times this noise gain to the output, then reflecting this noise term to the input side of the  $R_G$  resistor, divides it by 3. This gives a net gain of 0.833 for the non-inverting input voltage noise when reflected to the input point for the op amp circuit. This is further reduced when referred back to the transformer primary.

The relatively low gain IF amplifier circuit of Figure 5 gives a 12dB noise figure at the input of the transformer. Increasing the  $R_{\rm F}$  resistor to  $600\Omega$  (once  $R_{\rm G}$  is set to  $200\Omega$  for input impedance matching) will slightly reduce the bandwidth. Measured results show 150MHz small-signal bandwidth for the circuit of Figure 5 with exceptional flatness through 30MHz. Although the OPA681 does not show an intercept characteristic for the 2-tone, 3rd-order intermodulation distortion, it does hold a very high spurious free dynamic range through high output powers and frequencies. The maximum single-tone power at the matched load for the single-supply circuit of Figure 5 is 1dBm (this requires a 2.8Vp-p swing at the output pin of the OPA681 for the 2-tone envelope). Measured 2-tone SFDR at this maximum load power for the circuit of Figure 5 exceeds 55dBc for frequencies to 30MHz.

#### **DESIGN-IN TOOLS**

#### **DEMONSTRATION BOARDS**

Several PC boards are available to assist in the initial evaluation of circuit performance using the OPA681 in its three package styles. All of these are available free as an unpopulated PC board delivered with descriptive documentation. The summary information for these boards is shown in the table below.

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA681P	8-Pin DIP	DEM-OPA68xP	MKT-350
OPA681U	8-Pin SO-8	DEM-OPA68xU	MKT-351
OPA681N	6-Lead SOT23-6	DEM-OPA68xN	MKT-348

Contact the TI applications support line to request any of these boards.

#### MACROMODELS AND APPLICATIONS SUPPORT

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA681 is available through either the TI web site (www.ti.com) or as one model on a disk from the

TI Applications department (1-800-548-6132). The Applications department is also available for design assistance at this number. These models do a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion or dG/d\$\phi\$ characteristics. These models do not attempt to distinguish between the package types in their small-signal AC performance.

#### OPERATING SUGGESTIONS

### SETTING RESISTOR VALUES TO OPTIMIZE BANDWIDTH

A current feedback op amp like the OPA681 can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor values. This is shown in the Typical Performance Curves; the small-signal bandwidth decreases only slightly with increasing gain. Those curves also show that the feedback resistor has been changed for each gain setting. The resistor "values" on the inverting side of the circuit for a current feedback op amp can be treated as frequency response compensation elements while their "ratios" set the signal gain. Figure 6 shows the small-signal frequency response analysis circuit for the OPA681.




FIGURE 6. Current Feedback Transfer Function Analysis Circuit.

The key elements of this current feedback op amp model are:

 $\alpha \rightarrow$  Buffer gain from the non-inverting input to the inverting input

 $R_I \rightarrow Buffer output impedance$ 

 $i_{ERR} \rightarrow Feedback$  error current signal

 $Z(s) \rightarrow$  Frequency dependent open loop transimpedance gain from  $i_{ERR}$  to  $V_O$ 

The buffer gain is typically very close to 1.00 and is normally neglected from signal gain considerations. It will, however, set the CMRR for a single op amp differential amplifier configuration. For a buffer gain  $\alpha < 1.0$ , the CMRR = -20 x log (1-  $\alpha$ ) dB.

 $R_{\rm I}$ , the buffer output impedance, is a critical portion of the bandwidth control equation. The OPA681 is typically about  $41\Omega$ .



A current feedback op amp senses an error current in the inverting node (as opposed to a differential input error voltage for a voltage feedback op amp) and passes this on to the output through an internal frequency dependent transimpedance gain. The Typical Performance Curves show this open-loop transimpedance response. This is analogous to the open-loop voltage gain curve for a voltage feedback op amp. Developing the transfer function for the circuit of Figure 6 gives Equation 1:

$$\frac{V_{O}}{V_{I}} = \frac{\alpha \left(1 + \frac{R_{F}}{R_{G}}\right)}{2 + \frac{R_{F} + R_{I} \left(1 + \frac{R_{F}}{R_{G}}\right)}{Z_{(S)}}} = \frac{\alpha NG}{1 + \frac{R_{F} + R_{I} NG}{Z_{(S)}}} \left[NG = \left(1 + \frac{R_{F}}{R_{G}}\right)\right]$$

This is written in a loop gain analysis format where the errors arising from a non-infinite open-loop gain are shown in the denominator. If Z(s) were infinite over all frequencies, the denominator of Equation 1 would reduce to 1 and the ideal desired signal gain shown in the numerator would be achieved. The fraction in the denominator of Equation 1 determines the frequency response. Equation 2 shows this as the loop gain equation:

$$\frac{Z_{(S)}}{R_F + R_I NG} = \text{Loop Gain}$$

If  $20 \times \log (R_F + NG \times R_I)$  were drawn on top of the open-loop transimpedance plot, the difference between the two would be the loop gain at a given frequency. Eventually, Z(s) rolls off to equal the denominator of Equation 2 at which point the loop gain has reduced to 1 (and the curves have intersected). This point of equality is where the amplifier's closed-loop frequency response given by Equation 1 will start to roll off, and is exactly analogous to the frequency at which the noise gain equals the open-loop voltage gain for a voltage feedback op amp. The difference here is that the total impedance in the denominator of Equation 2 may be controlled somewhat separately from the desired signal gain (or NG).

The OPA681 is internally compensated to give a maximally flat frequency response for  $R_F=402\Omega$  at NG=2 on  $\pm 5V$  supplies. Evaluating the denominator of Equation 2 (which is the feedback transimpedance) gives an optimal target of  $484\Omega.$  As the signal gain changes, the contribution of the NG x  $R_I$  term in the feedback transimpedance will change, but the total can be held constant by adjusting  $R_F.$  Equation 3 gives an approximate equation for optimum  $R_F$  over signal gain:

$$R_F = 484\Omega - NG R_I$$
 Eq. 3

As the desired signal gain increases, this equation will eventually predict a negative  $R_{\rm F}.$  A somewhat subjective limit to this adjustment can also be set by holding  $R_{\rm G}$  to a minimum value of 20 $\Omega$ . Lower values will load both the buffer stage at the input and the output stage if  $R_{\rm F}$  gets too low—actually decreasing the bandwidth. Figure 7 shows the recommended  $R_{\rm F}$  vs NG for both  $\pm 5 V$  and a single +5 V operation. The values for  $R_{\rm F}$  versus gain shown here are approximately equal to the values used to generate the Typical Performance Curves. They differ in that the optimized values used in the Typical Performance Curves are also correcting for board parasitics not considered in the simplified analysis leading to Equation 3. The values shown in Figure 7 give a good starting point for design where bandwidth optimization is desired.




FIGURE 7. Recommended Feedback Resistor vs Noise Gain.

The total impedance going into the inverting input may be used to adjust the closed-loop signal bandwidth. Inserting a series resistor between the inverting input and the summing junction will increase the feedback impedance (denominator of Equation 2), decreasing the bandwidth. This approach to bandwidth control is used for the inverting summing circuit on the front page. The internal buffer output impedance for the OPA681 is slightly influenced by the source impedance looking out of the non-inverting input terminal. High source resistors will have the effect of increasing R<sub>I</sub>, decreasing the bandwidth. For those single-supply applications which develop a midpoint bias at the non-inverting input through high valued resistors, the decoupling capacitor is essential for power supply noise rejection, non-inverting input noise current shunting, and to minimize the high frequency value for R<sub>I</sub> in Figure 6.

#### **INVERTING AMPLIFIER OPERATION**

Since the OPA681 is a general purpose, wideband current feedback op amp, most of the familiar op amp application circuits are available to the designer. Those applications that require considerable flexibility in the feedback element (e.g., integrators, transimpedance, some filters) should con-



sider the unity gain stable voltage feedback OPA680, since the feedback resistor is the compensation element for a current feedback op amp. Wideband inverting operation (and especially summing) is particularly suited to the OPA681. Figure 8 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration.




FIGURE 8. Inverting Gain of -2 with Impedance Matching.

In the inverting configuration, two key design considerations must be noted. The first is that the gain resistor  $(R_G)$  becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace or other transmission line conductor), it is normally necessary to add an additional matching resistor to ground.  $R_G$  by itself is normally not set to the required input impedance since its value, along with the desired gain, will determine an  $R_{\rm F}$  which may be non-optimal from a frequency response standpoint. The total input impedance for the source becomes the parallel combination of  $R_G$  and  $R_M$ .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and will have slight effect on the bandwidth through Equation 1. The values shown in Figure 8 have accounted for this by slightly decreasing  $R_F$  (from Figure 1) to re-optimize the bandwidth for the noise gain of Figure 8 (NG = 2.74). In the example of Figure 8, the  $R_M$  value combines in parallel with the external  $50\Omega$  source impedance, yielding an effective driving impedance of  $50\Omega \parallel 68\Omega = 28.8\Omega$ . This impedance is added in series with  $R_G$  for calculating the noise gain—which gives NG = 2.74. This value, along with the  $R_F$  of Figure 8 and the inverting input impedance of  $41\Omega$ , are inserted into Equation 3 to get a feedback transimpedance nearly equal to the  $484\Omega$  optimum value.

Note that the non-inverting input in this bipolar supply inverting application is connected directly to ground. It is often suggested that an additional resistor be connected to ground on the non-inverting input to achieve bias current error cancellation at the output. The input bias currents for a current feedback op amp are not generally matched in either magnitude or polarity. Connecting a resistor to ground on the non-inverting input of the OPA681 in the circuit of Figure 8 will actually provide additional gain for that input's bias and noise currents, but will not decrease the output DC error since the input bias currents are not matched.

#### **OUTPUT CURRENT AND VOLTAGE**

The OPA681 provides output voltage and current capabilities that are unsurpassed in a low cost monolithic op amp. Under no-load conditions at 25°C, the output voltage typically swings closer than 1V to either supply rail; the guaranteed swing limit is within 1.2V of either rail. Into a 15 $\Omega$  load (the minimum tested load), it is guaranteed to deliver more than  $\pm 135$ mA.

The specifications described above, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage x current, or V-I product, which is more relevant to circuit operation. Refer to the "Output Voltage and Current Limitations" plot in the Typical Performance Curves. The X and Y axes of this graph show the zero-voltage output current limit and the zerocurrent output voltage limit, respectively. The four quadrants give a more detailed view of the OPA681's output drive capabilities, noting that the graph is bounded by a "Safe Operating Area" of 1W maximum internal power dissipation. Superimposing resistor load lines onto the plot shows that the OPA681 can drive  $\pm 2.5$ V into  $25\Omega$  or  $\pm 3.5$ V into  $50\Omega$  without exceeding the output capabilities or the 1W dissipation limit. A  $100\Omega$  load line (the standard test circuit load) shows the full ±3.9V output swing capability, as shown in the Typical Specifications.

The minimum specified output voltage and current over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their  $V_{BE}$ 's (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This will not normally be a problem since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground. However, shorting the output pin directly to the adjacent positive power supply pin (8-pin packages) will, in most cases, destroy the amplifier. If additional short-circuit protection is required, consider a small series resistor in the power supply leads. This will, under heavy output loads,



reduce the available output voltage swing. A  $5\Omega$  series resistor in each power supply lead will limit the internal power dissipation to less than 1W for an output short circuit while decreasing the available output voltage swing only 0.5V for up to 100mA desired load currents. Always place the  $0.1\mu F$  power supply decoupling capacitors after these supply current limiting resistors directly on the supply pins.

#### **DRIVING CAPACITIVE LOADS**

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter—including additional external capacitance which may be recommended to improve A/D linearity. A high speed, high open-loop gain amplifier like the OPA681 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier's open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This does not eliminate the pole from the loop response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The Typical Performance Curves show the recommended  $R_S$  vs Capacitive Load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA681. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA681 output pin (see Board Layout Guidelines).

#### **DISTORTION PERFORMANCE**

The OPA681 provides good distortion performance into a  $100\Omega$  load on  $\pm 5V$  supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single +5V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd harmonic will dominate the distortion with a negligible 3rd harmonic component. Focusing then on the 2nd harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network—in the non-inverting configuration (Figure 1) this is the sum of  $R_F + R_G$ , while in the inverting configuration it is just  $R_F$ . Also, providing an additional supply de-coupling capacitor (0.1 $\mu$ F) between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing increases harmonic distortion directly. The Typical Performance Curves show the 2nd harmonic increasing at a little less than the expected 2X rate while the 3rd harmonic increases at a little less than the expected 3X rate. Where the test power doubles, the difference between it and the 2nd harmonic decreases less than the expected 6dB while the difference between it and the 3rd decreases by less than the expected 12dB. This also shows up in the 2-tone, 3rd-order intermodulation spurious (IM3) response curves. The 3rdorder spurious levels are extremely low at low output power levels. The output stage continues to hold them low even as the fundamental power reaches very high levels. As the Typical Performance Curves show, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For two tones centered at 20MHz, with 10dBm/tone into a matched  $50\Omega$  load (i.e., 2Vp-p for each tone at the load, which requires 8Vp-p for the overall 2-tone envelope at the output pin), the Typical Performance Curves show 62dBc difference between the test-tone power and the 3rd-order intermodulation spurious levels. This exceptional performance improves further when operating at lower frequencies.

#### **NOISE PERFORMANCE**

Wideband current feedback op amps generally have a higher output noise than comparable voltage feedback op amps. The OPA681 offers an excellent balance between voltage and current noise terms to achieve low output noise. The inverting current noise (15pA/\(\sqrt{Hz}\)) is significantly lower than earlier solutions while the input voltage noise (2.2 nV/VHz) is lower than most unity gain stable, wideband, voltage feedback op amps. This low input voltage noise was achieved at the price of higher non-inverting input current noise (12pA/ $\sqrt{\text{Hz}}$ ). As long as the AC source impedance looking out of the non-inverting node is less than  $100\Omega$ , this current noise will not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give low output noise under a wide variety of operating conditions. Figure 9 shows the op amp noise analysis model with all the noise terms




FIGURE 9. Op Amp Noise Analysis Model.



included. In this model, all noise terms are taken to be noise voltage or current density terms in either  $nV/\sqrt{Hz}$  or  $pA/\sqrt{Hz}$ .

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 4 shows the general form for the output noise voltage using the terms shown in Figure 9.

Eq. 4

$$E_{O} = \sqrt{(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S})NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG^{2}}$$

Dividing this expression by the noise gain (NG =  $(1+R_F/R_G)$ ) will give the equivalent input-referred spot noise voltage at the non-inverting input as shown in Equation 5.

Eq. 5

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}$$

Evaluating these two equations for the OPA681 circuit and component values shown in Figure 1 will give a total output spot noise voltage of  $8.4nV/\sqrt{Hz}$  and a total equivalent input spot noise voltage of  $4.2nV/\sqrt{Hz}$ . This total input-referred spot noise voltage is higher than the  $2.2nV/\sqrt{Hz}$  specification for the op amp voltage noise alone. This reflects the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high gain configurations (as suggested previously), the total input-referred voltage noise given by Equation 5 will approach just the  $2.2nV/\sqrt{Hz}$  of the op amp itself. For example, going to a gain of +10 using  $R_F=180\Omega$  will give a total input-referred noise of  $2.4nV/\sqrt{Hz}$  .

#### DC ACCURACY AND OFFSET CONTROL

A current feedback op amp like the OPA681 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate DC accuracy. The Typical Specifications show an input offset voltage comparable to high speed voltage feedback amplifiers. However, the two input bias currents are somewhat higher and are unmatched. Whereas bias current cancellation techniques are very effective with most voltage feedback op amps, they do not generally reduce the output DC offset for wideband current feedback op amps. Since the two input bias currents are unrelated in both magnitude and polarity, matching the source impedance looking out of each input to reduce their error contribution to the output is ineffective. Evaluating the configuration of Figure 1, using worst-case +25°C input offset voltage and the two input bias currents, gives a worstcase output offset range equal to:

$$\pm$$
 (NG x V<sub>OS(MAX)</sub>) + (I<sub>BN</sub> x R<sub>S</sub>/2 x NG)  $\pm$  (I<sub>BI</sub> x R<sub>F</sub>) where NG = non-inverting signal gain 
$$= \pm$$
 (2 x 5.0mV) + (55 $\mu$ A x 25 $\Omega$  x 2)  $\pm$  (402 $\Omega$  x 40 $\mu$ A) 
$$= \pm 10$$
mV + 2.75mV  $\pm$  16mV 
$$= -23.25$$
mV  $\rightarrow$  +28.25mV

A fine-scale, output offset null, or DC operating point adjustment, is sometimes required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most simple adjustment techniques do not correct for temperature drift. It is possible to combine a lower speed, precision op amp with the OPA681 to get the DC accuracy of the precision op amp along with the signal bandwidth of the OPA681. Figure 10 shows a non-inverting G = +10 circuit that holds an output offset voltage less than  $\pm 7.5 \text{mV}$  over temperature with > 150 MHz signal bandwidth.




FIGURE 10. Wideband, Precision, G = +10 Composite Amplifier.

This DC-coupled circuit provides very high signal bandwidth using the OPA681. At lower frequencies, the output voltage is attenuated by the signal gain and compared to the original input voltage at the inputs of the OPA237 (this is a low cost, precision voltage feedback op amp with 1.5MHz gain bandwidth product). If these two don't agree (due to DC offsets introduced by the OPA681), the OPA237 sums in a correction current through the  $2.86k\Omega$  inverting summing path. Several design considerations will allow this circuit to be optimized. First, the feedback to the OPA237's non-inverting input must be precisely matched to the high speed signal gain. Making the  $2k\Omega$  resistor to ground an adjustable resistor would allow the low and high frequency gains to be precisely matched. Secondly, the crossover frequency region where the OPA237 passes control to the OPA681 must occur with exceptional phase linearity. These two issues reduce to designing for pole/zero cancellation in the overall transfer function. Using the  $2.86k\Omega$  resistor will nominally satisfy this requirement for the circuit in Figure 10. Perfect cancellation over process and temperature is not possible. However, this initial resistor setting and precise gain matching will minimize long term pulse settling tails.

#### **DISABLE OPERATION**

The OPA681 provides an optional disable feature that may be used either to reduce system power or to implement a



simple channel multiplexing operation. If the  $\overline{\text{DIS}}$  control pin is left unconnected, the OPA681 will operate normally. To disable, the control pin must be asserted low. Figure 11 shows a simplified internal circuit for the disable control feature.




FIGURE 11. Simplified Disable Control Circuit.

In normal operation, base current to Q1 is provided through the  $110k\Omega$  resistor while the emitter current through the  $15k\Omega$  resistor sets up a voltage drop that is inadequate to turn on the two diodes in Q1's emitter. As  $V_{\overline{DIS}}$  is pulled low, additional current is pulled through the  $15k\Omega$  resistor eventually turning on these two diodes ( $\approx 100\mu A$ ). At this point, any further current pulled out of  $V_{\overline{DIS}}$  goes through those diodes holding the emitter-base voltage of Q1 at approximately zero volts. This shuts off the collector current out of Q1, turning the amplifier off. The supply current in the disable mode are only those required to operate the circuit of Figure 11. Additional circuitry ensures that turn-on time occurs faster than turn-off time (make-before-break).

When disabled, the output and input nodes go to a high impedance state. If the OPA681 is operating in a gain of +1, this will show a very high impedance (4pF  $\parallel$  1M $\Omega$ ) at the output and exceptional signal isolation. If operating at a gain greater than +1, the total feedback network resistance ( $R_F + R_G$ ) will appear as the impedance looking back into the output, but the circuit will still show very high forward and reverse isolation. If configured as an inverting amplifier, the input and output will be connected through the feedback network resistance ( $R_F + R_G$ ) giving relatively poor input to output isolation.

One key parameter in disable operation is the output glitch when switching in and out of the disabled mode. Figure 12 shows these glitches for the circuit of Figure 1 with the input signal set to zero volts. The glitch waveform at the output pin is plotted along with the  $\overline{DIS}$  pin voltage.

The transition edge rate (dV/dT) of the  $\overline{DIS}$  control line will influence this glitch. For the plot of Figure 12, the edge rate was reduced until no further reduction in glitch amplitude

was observed. This approximately 1V/ns maximum slew rate may be achieved by adding a simple RC filter into the  $V_{\overline{DIS}}$  pin from a higher speed logic line. If extremely fast transition logic is used, a  $2k\Omega$  series resistor between the logic gate and the  $\overline{DIS}$  input pin will provide adequate bandlimiting using just the parasitic input capacitance on the  $\overline{DIS}$  pin while still ensuring an adequate logic level swing.




FIGURE 12. Disable/Enable Glitch.

#### THERMAL ANALYSIS

Due to the high output power capability of the OPA681, heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature  $(T_J)$  is given by  $T_A + P_D x$   $\theta_{JA}$ . The total internal power dissipation  $(P_D)$  is the sum of quiescent power  $(P_{DQ})$  and additional power dissipated in the output stage  $(P_{DL})$  to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 either supply voltage (for equal bipolar supplies). Under this condition  $P_{DL} = V_S^2/(4 \times R_L)$  where  $R_L$  includes feedback network loading.

Note that it is the power in the output stage and not in the load that determines internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using an OPA681N (SOT23-6 package) in the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C and driving a grounded 20 $\Omega$  load to +2.5V DC:

$$P_D = 10 V \times 7.2 mA + 5^2/(4 \times (20\Omega \parallel 804\Omega)) = 392 mW$$
  
Maximum  $T_I = +85^{\circ}C + (0.39W (150^{\circ}C/W) = 144^{\circ}C$ 

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower guaranteed junction temperatures. Remember, this is a worst-case internal power dissipation—use your actual signal and load to compute  $P_{DL}$ . The highest possible



internal dissipation will occur if the load requires current to be forced into the output for positive output voltages or sourced from the output for negative output voltages. This puts a high current through a large internal voltage drop in the output transistors. The Output Voltage and Current Limitations plot shown in the Typical Performance Curves include a boundary for 1W maximum internal power dissipation under these conditions.

#### **BOARD LAYOUT GUIDELINES**

Achieving optimum performance with a high frequency amplifier like the OPA681 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

- a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (< 0.25") from the power supply pins to high frequency  $0.1\mu F$  decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections (on pins 4 and 7) should always be decoupled with these capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) will improve 2nd harmonic distortion performance. Larger ( $2.2\mu F$  to  $6.8\mu F$ ) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.
- c) Careful selection and placement of external components will preserve the high frequency performance of the OPA681. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal-film and carbon composition, axially-leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board trace length as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value as described previously. Increasing its value

will reduce the bandwidth, while decreasing it will give a more peaked frequency response. The  $402\Omega$  feedback resistor used in the typical performance specifications at a gain of +2 on  $\pm 5V$  supplies is a good starting point for design. Note that a  $453\Omega$  feedback resistor, rather than a direct short, is recommended for the unity gain follower application. A current feedback op amp requires a feedback resistor even in the unity gain follower configuration to control stability.

- d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R<sub>s</sub> from the plot of recommended R<sub>S</sub> versus Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an R<sub>S</sub> since the OPA681 is nominally compensated to operate with a 2pF parasitic load. If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A  $50\Omega$  environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the Distortion vs Load plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the OPA681 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA681 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of R<sub>S</sub> vs Capacitive Load. This will not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.
- e) Socketing a high speed part like the OPA681 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA681 onto the board. If socketing for the DIP package is desired, high frequency flush-mount pins (e.g., McKenzie Technology #710C) can give good results.



#### INPUT AND ESD PROTECTION

The OPA681 is built using a very high speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins have limited ESD protection using internal diodes to the power supplies as shown in Figure 13.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g., in systems with  $\pm 15 \mathrm{V}$  supply parts driving into the OPA681), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.




FIGURE 13. Internal ESD Protection.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated