

## GENERAL DESCRIPTION

The PCF2110 is a single chip, silicon gate CMOS circuit designed to drive 2 LEDs (Light Emitting Diodes) and an LCD (Liquid Crystal Display) with up to 60 segments in a duplex manner; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

## Features

- 60 LCD-segment drive capability
- Two LED-driver outputs
- Supply voltage 2.25 to 6.5 V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to V <sub>SS</sub>	V <sub>DD</sub>	-0.3 to 8 V
Voltage on any pin	V <sub>n</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> + 0.3 V
Operating ambient temperature range	T <sub>amb</sub>	-40 to + 85 °C
Storage temperature range	T <sub>stg</sub>	-55 to + 125 °C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

**CHARACTERISTICS**

V<sub>DD</sub> = 2.25 to 6.5 V; V<sub>SS</sub> = 0 V; T<sub>amb</sub> = -40 to + 85°C; R<sub>o</sub> = 1 MΩ; C<sub>o</sub> = 680 pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max.	unit
Supply current	no external load	I <sub>DD</sub>	-	10	50	µA
Supply current	no external load; T <sub>amb</sub> = -25 to + 85 °C	I <sub>DD</sub>	-	-	30	µA
Display frequency	see Fig. 9; T = 680 µs	f <sub>LCD</sub>	60	80	100	Hz
D.C. component of LCD drive	with respect to V <sub>SX</sub>	V <sub>BP</sub>	-	± 10	-	mV
Load on each segment driver			-	-	10	MΩ
Load on each backplane driver			-	-	500	pF
Load on each backplane driver			-	-	1	MΩ
Input voltage HIGH	} see Fig. 10	V <sub>IH</sub>	2	-	-	V
Input voltage LOW		V <sub>IL</sub>	-	-	0.6	V
Rise time						
V <sub>BP</sub> to V <sub>SX</sub>	max. load	t <sub>r</sub>	-	20	-	µs
LED outputs S31, S32	V <sub>DD</sub> = 3 V; T <sub>amb</sub> = 25 °C					
Output resistance	V <sub>OL</sub> = 0.2 V; see Fig. 4	R <sub>out</sub>	-	-	25	Ω
Drain voltage	N-channel OFF	V <sub>LED</sub>	-	-	8	V
Drain current	maximum value	I <sub>LEDmax</sub>	-	-	50	mA
Total power dissipation		P <sub>tot</sub>	-	-	400	mW
Inputs CLB, DATA, DLEN	see note on next page					
Input capacitance	for SOT-129 package	C <sub>IN</sub>	-	-	10	pF
	for SOT-158A package	C <sub>IN</sub>	-	-	5	pF
Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>	-	-	10	µs
CLB pulse width HIGH	see Fig. 2	t <sub>WH</sub>	1	-	-	µs
CLB pulse width LOW	see Fig. 2	t <sub>WL</sub>	9	-	-	µs

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Data set-up time DATA → CLB	see Fig. 2	tSUDA	8	—	—	μs
Data hold time DATA → CLB	see Fig. 2	tHDDA	8	—	—	μs
Enable set-up time DLEN → CLB	see Fig. 2	tSUEN	1	—	—	μs
Disable set-up time CLB → DLEN	see Fig. 2	tSUDI	8	—	—	μs
Set-up time (load pulse) DLEN → CLB	see Fig. 2	tSULD	8	—	—	μs
Busy-time from load pulse to next start of transmission	see Fig. 2	tBUSY	8	—	—	μs
Set-up time (leading zero) DATA → CLB	see Fig. 2	tSULZ	8	—	—	μs

## Note

All timing values are referred to  $V_{IH\ min}$  and  $V_{IL\ max}$  (see Fig. 2). If external resistors are used in the bus lines (see Fig. 10), the extra time constant has to be added.





Fig. 2 CBUS timing.



7Z83444.3P

Fig. 3 CBUS data format.

**Notes to Fig. 3**

An LCD segment is activated when the corresponding DATA-bit is HIGH.

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. Bits 31 and 32 contain the LED output information. With DATA-bit 33 LOW, the B-latches (BP2) are loaded and bits 31 and 32 are ignored. CLB-pulse 35 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- Test on leading zero.
- Test on number of DATA-bits.
- Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.




Fig. 4 LED driver circuitry.




Fig. 5 Output resistance of backplane and segments.

—  $T_{amb} = -40^{\circ}\text{C}$ ; - - -  $T_{amb} = +25^{\circ}\text{C}$ ;  
- · -  $T_{amb} = +85^{\circ}\text{C}$ .




Fig. 6 Display frequency as a function of supply voltage;  $R_O C_O = 680 \mu\text{s}$ .

—  $T_{amb} = -40^{\circ}\text{C}$ ; - - -  $T_{amb} = +25^{\circ}\text{C}$ ;  
- · -  $T_{amb} = +85^{\circ}\text{C}$ .




Fig. 7 Display frequency as a function of  $R_O \times C_O$  time;  $T_{amb} = 25^{\circ}\text{C}$ .




Fig. 8 Supply current as a function of supply voltage.

—  $T_{amb} = -40^{\circ}\text{C}$ ; - - -  $T_{amb} = +25^{\circ}\text{C}$ ;  
- · -  $T_{amb} = +85^{\circ}\text{C}$ .




Fig. 9 Timing diagram.




Fig. 10 Input circuitry.

**Note to Fig. 10**

$V_{SS}$  line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5$  V, a resistor should be inserted to reduce the current flowing through the input protection.

Maximum input current  $\leq 40 \mu\text{A}$ .




Fig. 11 Diagram showing expansion possibility.

#### Note to Fig. 11

By connecting OSC to V<sub>SS</sub> the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2100, PCF2110 and PCF2111 ICs up to the BP drive capability of the master.

PCF2100 is a 40 LCD-segment driver.

PCF2111 is a 64 LCD-segment driver.




Fig. 12 Pinning diagram for SOT-129 package.




Fig. 13 Pinning diagram for VSO-40; SOT-158A package.