<u>TOSHIBA</u>

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6B65A

COLUMN DRIVER LSI FOR A DOT MATRIX GRAPHIC LCD

The T6B65A is a column (segment) driver for a small-to-medium-sized dot matrix graphic LCD. It is manufactured using the CMOS process. By using the T6B65A, power dissipation can be reduced. It is designed to connect directly to an 8-bit microprocessor unit. The MPU can program all operating modes for the T6B65A asynchronously. The T6B65A stores display data transferred from an MPU in its internal display RAM. The contents of the internal display RAM corresponds to the image on the LCD screen and is used to generate the LCD drive signal.

Three T6B65As can be combined with a Toshiba T6B66B row (common) driver to drive a 240-dot by 65-dot LCD screen.



Features

• Dot matrix graphic LCD column driver with display RAM

: 80

- Display RAM capacity
 64 lines × 10 pages × 8 bits 5120 bits (display area) 1 line × 10 pages × 8 bits = 80 bits (flag area) Total = 5200 bits
- LCD drive outputs
- Interface : 80-family MPU (8-bit)
- RAM data directly echoed to LCD
 (1) RAM bit data = 1 ON
 (2) RAM bit data = 0 OFF
- Duty: Can be controlled by the T6B66B.
- Display OFF functions
- Various functions Set X/Y-counter, Set Up/Down mode, Set X-address, Set Y-address, Set display start line, Read Status, Read/Write display data
- Low power consumption
- Logic power supply : 2.7 to 5.5 V
- CMOS Si-Gate process
- 100-pin-plastic flat package

Block Diagram



Pin Assignment

	V _{LC5}	۲ _{LC3}	v _{LC2}	۷ _{SS}	C٢	Æ	φ/	I / 0	/ WR	/ CE	200 00	/ RST	DB7	DB6	DB5	DB4	DB3	DB2	DB 1	DBO		
/	100	00	98	97	96	95	9/	03	97	91	90	89	88	87	86	85	84	87	87	81		
SEG80 1	100		50	57	50	,,	54		52	21	50	0,5	00	07	00	0,5	04	05	ΰz	01	80	SEG 1
SEG79 2	(\bigcirc																			79	SEG2
SEG78 3		\smile																			78	SEG3
SEG77																					77	SEG4
SEG76 📕 5																					76	SEG5
SEG75																					75	SEG6
SEG74 🛛 7	,																				74	SEG7
SEG73 8																					73	SEG8
SEG72 9																					72	SEG9
SEG71	0																				71	SEG10
SEG70 📕 1	1																				70	SEG11
SEG69 1	2																				69	SEG12
SEG68 1	3																				68	SEG13
SEG67 📕 1	4										~ -										67	SEG14
SEG66	5								1.0	о В О В	65	A									66	SEG15
SEG65 1	6								()	UF	VIEV	•)									65	SEG16
SEG64 🖥 1	7																				64	SEG17
SEG63 1	8																				63	SEG18
SEG62 📕 1	9																				62	SEG 19
SEG61 Z	0																				61	SEG20
SEG60 📕 2	1																				60	SEG21
SEG59 2	2																				59	SEG22
SEG58 📕 2	3																				58	SEG23
SEG57 2	4																				57	SEG24
SEG56 📕 2	5																				56	SEG25
SEG55 📱 2	6																				55	SEG26
SEG54 🛛 2	7																				54	SEG27
SEG53 🗧 2	8																				53	SEG28
SEG52 2	9																				52	SEG29
SEG51 3	0								• •												51	SEG30
	- 31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50		
	SEG50	SEG49	SEG48	SEG47	SEG46	SEG45	SEG44	SEG43	SEG42	SEG41	SEG40	SEG39	SEG38	SEG37	SEG36	SEG35	SEG34	SEG33	SEG32	SEG31		

Pin Functions

Pin Name	Pin No .	1/0	Function
SEG1 to SEG80	1 to 80	Output	Column driver outputs
CL	96	Input	Shift clock pulse
PM	95	Input	Pre-Frame signal
/φ	94	Input	Clock signal
DB0 to DB7	81 to 88	1/0	Data bus
D / I	93	Input	Data / Instruction select signal input (Note 1)
/ WR	92	Input	Write select signal input (Note 2)
/ CE	91	Input	Chip Enable signal input (Note 3)
/ RST	89	Input	Reset signal input: / RST = L Reset state
V _{DD} , V _{SS}	90, 97	—	Power supply
V _{LC2, 3, 5}	98, 99, 100	—	Power supply for LCD drive

Note 1:	D / I = H D / I = L	Indicates that the data on DB0 to DB7 is display data. Indicates that the data on DB0 to DB7 is control data.
Note 2:	/ WR = H / WR = L	Read is selected. Write is selected.
Note 3:	When writing	Data on DB0 to DB7 is latched on the rising edge of / CE. Data appears at DB0 to DB7 while / CE is Low.

Function of Each Block

• Interface

The T6B65A is equipped with interface logic enabling interfacing to an 8-bit (80-family) MPU.

• Input register

This register holds 8–bit data from the MPU. Instruction and display data are distinguished by the D / I signal and the 8–bit data.

• Output register

This register holds 8-bit data from the display RAM. When display data is read, the display data in the address is copied to this register. Then, the address is automatically incremented or decremented. Therefore, when an address is set the correct data does not appear on the first data reading. The data at the specified address appears on the second data reading.

• X, Y (Page) -address counter

The X, Y (Page) –address counter holds a display RAM address. Reading or writing to the display RAM causes the X / Y–address to automatically increment or decrement.

• Z-address counter

The Z-address counter holds the 6-bit datum that indicates the display start line. This value is preset by the PM signal. This value indicates the address of the display start line, which is the line that appears at the top of the screen.

• Counter Up / Down register

This register determines the counter and Up / Down mode. When the X-counter / Up mode is selected, reading or writing to the RAM causes the X-counter to increment automatically. When the X-counter / Down mode is selected, reading or writing to the RAM causes the X-counter to decrement automatically. When the Y-counter / Up mode is selected, reading or writing to the RAM causes the Y-counter to increment automatically. When the Y-counter / Down mode is selected, reading or writing to the RAM causes the X-counter to increment automatically. When the Y-counter / Down mode is selected, reading or writing to the RAM causes the Y-counter to increment automatically.

• Display ON / OFF register

This 1–bit register holds the ON / OFF state. In the OFF state, the output is ignored. In the ON state, the data in the display RAM is displayed.

The data in the display RAM is independent of the value of the display ON / OFF setting.

• Busy flag

When an instruction other than the Status Read instruction is executed, the Busy flag is set. Using Status Read, you can find out whether the Busy flag has been set or not. While the Busy flag is set, the T6B65A cannot accept any instruction other than Status Read.

Therefore, please make sure that the Busy flag is reset before an instruction is issued. $\mathbf{T} = \mathbf{P}$

The Busy state time (T) is always as follows:

 $1 \ / \ F \leq T \leq 2 \ / \ F \ [seconds] \qquad F: \ \phi frequency \ (one \ half \ of \ the \ T6B66B's \ oscillation \ frequency.)$

• Latch

The rising edge of CL latches data from the display RAM.

Column driver circuit and LCD voltage generation circuit

The column driver circuit consists of 80 driver circuits. The combination of display data from latches and the M signal selects one of the four LCD levels. Details of the voltage generation circuit and column driver circuit are shown in the diagram below:



Command Definitions

	Code											
/WR	D/I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function		
0	0	0	0	0	0	0	0	1	1/0	Display ON (1) / OFF (0)		
0	0	0	0	0	0	0	1	Y / X	U/D	Y (1) / X (0) Counter Select UP (1) / Down (0) Mode Select		
0	0	0	0	0	0	1	*	*	*	Test Mode Select		
0	0	0	1		Z	-Addres	s (0 to 63	3)		Set Z-Address		
0	0	1	0		Х	-Addres	s (0 to 63	3)		Set X-Address		
0	0	1	1	*	F / DR	Y (P	'age) −Ad	dress (0	to 9)	Set Y (Page) -Address		
1	0	В	0	D	R	0	F / DR	Y / X	U/D	Status Read (Note)		
0	1			Write Data						Write display data		
1	1	Read Data Read display data							Read display data			

*: INVALID

Note:	В	: Busy flag
	_	

- D : Display ON (1) / OFF (0) R : Reset

F / DR: Flag mode

- Y / X : Counter Select 1: Y-Counter U / D : Up / Down Select
 - 1: Up 1: Flag mode
- 0: X-Counter
- 0: Down 0: Display RAM mode

• Display ON / OFF

	/WR	D / I	DB7							DB0	
Code	0	0	0	0	0	0	0	0	1	1	Display ON
Coue	0	0	0	0	0	0	0	0	1	0	Display OFF

This command controls the display ON / OFF setting. Display ON / OFF does not change the display RAM data. When / RST = L, Display = OFF (all the segment outputs are at the VDD level when Display = OFF). The T6B65A is in Display OFF mode after a Reset operation.

Counter UP / DOWN select

	/WR	D / I	DB7					DB0			
Codo	0	0	0	0	0	0	0	1	0	0	X-Counter / Down Mode
	0	0	0	0	0	0	0	1	0	1	X-Counter / Up Mode
Code	0	0	0	0	0	0	0	1	1	0	Y-Counter / Down Mode
	0	0	0	0	0	0	0	1	1	1	Y-Counter / Up Mode

This command selects the counter and Up / Down mode. When / RST = L, Y-Counter / Up mode is selected.

• Test mode select



This command selects the Test mode. Do not use this command.

• Set Z-address (Display start line)



This command specifies which RAM line (0 to 63) is displayed at the top of the screen. When the display duty is more than 1/64 (e.g. 1/33, 1/49), display begins at a line within the range 1 to 33 or 1 to 49. This command only applied to display RAM. The line following the last line of the display RAM is the flag RAM.

• Set X-address



This command sets the X-address (0 to 63). When the Counter Up / Down Select command selects this address counter, reading or writing to the RAM causes the X-address to automatically increment or decrement.

In X–Counter / Up mode, if the previous X–address is 63, the new X–address after the increment will be 0 and the Y (page) –address will be incremented. In Y–Counter / Down mode, if the previous X–address is 0, the new X–address after the decrement will be 63 and the Y (page) –address will be decremented.

Set Y (Page) −address

/WR D/I DB7 DB0 * 0 А 0 1 1 1 Α А Α Flag mode Code * 0 0 1 0 А А 1 А А Display RAM mode *: INVALID

This command sets the Y (page) -address and also selects Flag mode or Display RAM mode.

In Flag mode, you can read data from or write data to Flag RAM only but cannot access the Display RAM. In Display RAM mode, you can read data from or write data to Display RAM only but cannot access the Flag RAM.

When the Counter Up / Down Select command selects this address counter, reading from or writing to the RAM causes the Y–address to automatically increment or decrement.

In Y-Counter / Up mode, if the previous Y-address is 9, the new Y-address after the increment will be 0 and the X-address will be incremented. In Y-Counter / Down mode, if the previous Y-address is 0, the new Y-address after the decrement will be 9 and the X-address will be decremented.

In Flag mode, only Y-Counter / Up or Down mode is permitted.

• Status Read

	/WR	D/I	DB7							DB0	
Code	0	0	В	0	D	R	0	F / DR	Y / X	U / D	
B (Busy)				: Whe be a	en B = .ccept	= 1, Aı ed.	n inst	ructio	n is be	ing ex	xecuted and no other instructions may
D (Display)				Who Who Who	en B = en D = en D =	= 0, In = 1, di = 0, di	struc. splay splay	tions of is ON	can be I. 'E.	accep	ited.
R (Reset)				: Whe	en R = en R =	= 1, th = 0, th	e T6I e T6I	365A i 365A i	s in th s in th	e Res e Ope	et state. erating state.
Y / X (Counte	er)			Whe Whe	en Y / en Y /	X = 1 $X = 0$, Y–С , X–С	'ounte 'ounte	r is se r is se	lected lected	L
U (Up) / D (I)own)			: Who Who	en U / en U /	D = 1 D = 0	, Up Dov	mode vn mo	is sele de is s	cted. electe	d
F (Flag) / DR	(Disp	olay R	AM)	: Who Who	en F/ en F/	DR = DR =	1, Fl 0, Di	ag mo splay	de is s RAM i	electe is sele	d. acted.

• Read / Write display data



This command sends data to or receives from the LCD RAM address that was specified. However, the correct data does not appear on the first read of the display data.

Please refer to the description of the Output Register in the section FUNCTION OF EACH BLOCK.

LCD Drive Waveform



LCD driver timing chart (1 / 65 duty)

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage (1)	V _{DD} (Note 1)	-0.3 to 7.0	V
Supply Voltage (2)	V _{LC2, 3, 5} (Note 3)	V _{DD} - 18.0 to V _{DD} + 0.3	V
Input Voltage	V _{IN} (Note 1, 2)	-0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	-55 to 125	°C

Note 1: Referenced to VSS

Note 2: Applies to all data bus pins and input pins except $V_{LC2},\,V_{LC3}$ and V_{LC5}

Note 3: Ensure that the following condition is always maintained.

 $\mathsf{V}_{\mathsf{DD}} \geq \mathsf{V}_{\mathsf{LC2}} \geq \mathsf{V}_{\mathsf{LC3}} \geq \mathsf{V}_{\mathsf{LC5}}$

Electrical Characteristics DC Characteristics Test Conditions (1) (Unless Otherwise Noted, $V_{SS} = 0$, $V_{DD} = 3.0 V \pm 10\%$, $V_{LC5} = V_{DD} - 16 V$, Ta = -20 to 75°C)

Iter	m	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	Pin Name
Operating Supply (1) V _{DD}		V _{DD}	_	—	2.7	_	3.3	V	V _{DD}
Operating S	Supply (2)	V_{LC5}	_	—	V _{DD} -16.0		V _{DD} -4.0	V	V _{LC5}
Input	H Level	V _{IH}	_	—	0.8 V _{DD}		V _{DD}	V	CL, PM, / φ DB0 to DB7,
Voltage	L Level	V _{IL}	_	—	0		0.2 V _{DD}	V	D / I, / WR, / CE, / RST
Output	H Level	V _{OH}	_	I _{OH} = -400 μA	V _{DD} -0.2		_	V	DB0 to DB7
Voltage	L Level	V _{OL}	_	I _{OL} = 400 μA	_	_	0.2	V	
Column Driv Resistance	ver Output	R _{col}	_	V _{DD} – V _{LC5} = 11.0 V Load current = ±100 μA	-		7.5	KΩ	SEG1 to SEG80
Input Leaka	ge	Ι _{ΙL}	_	V _{IN} = V _{DD} to GND	-1	_	1	μA	DB0 to DB7, D / I, / WR, / CE, / RST, CL, PM, / φ
Operating F	requency	fφ		—	10		250	kHz	/φ
Current Cor (1)	nsumption	I _{DD1}	_	(Note 1)	_	100	140	μA	V _{DD}
Current Cor (2)	nsumption	I _{DD2}	_	(Note 2)	_	20	30	μA	V _{DD}
Current Cor (3)	nsumption	I _{DD3}	_	(Note 3)	-1	_	1	μA	V _{DD}

Note 1: Current consumption while internal data receiver is operating V_{DD} = 2.7 to 3.3 V, V_{LC5} = V_{DD} – 16 V, Ta = 25°C 1/9 bias, 1/65 duty, no load, f_{PM} = 35 Hz, f_{CE} = 1 MHz

Note 2: Current consumption while internal data receiver is sleeping $V_{DD} = 2.7$ to 3.3 V, $V_{LC5} = V_{DD} - 16$ V, Ta = 25°C 1/9 bias, 1/65 duty, no load

Note 3: Current consumption in low power mode (/ STB pin of T6B66B = L) V_{DD} = 3.0V, V_{LC5} = 0 V, Ta = 25°C, no load

<u>TOSHIBA</u>

Test Conditions (2) (Unless Otherwise Noted, $V_{SS} = 0$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{LC5} = V_{DD} - 16 \text{ V}$, Ta = -20 to 75°C)

Iter	m	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	Pin Name
Operating Supply (1)		V _{DD}	_	—	4.5	_	5.5	V	V _{DD}
Operating S	Supply (2)	V_{LC5}	_	—	V _{DD} -16.0		V _{DD} -4.0	V	V _{LC5}
Input	H Level	V _{IH}	_	—	0.7 V _{DD}		V _{DD}	V	CL, PM, /φ DB0 to DB7,
Voltage	L Level	VIL	_	—	0	_	0.3 V _{DD}	V	D / I, / WR, / CE, / RST
Output	H Level	V _{OH}	_	I _{OH} = -400 μA	V _{DD} -0.4	_	_	V	DB0 to DB7
Voltage	L Level	V _{OL}	_	I _{OL} = 400 μA		-	0.4	V	
Column Ou Resistance	tput	R _{col}	_	V _{DD} – V _{LC5} = 11.0 V Load current = ±100 μA	_	_	7.5	kΩ	SEG1 to SEG80
Input Leaka	ige	IIL	_	V _{IN} = V _{DD} to GND	-1	_	1	μA	DB0 to DB7, D / I, / WR, / CE, / RST, CL, PM, /φ
Operating F	requency	fφ	—	—	10		250	kHz	/φ
Current Cor (1)	nsumption	I _{DD1}	_	(Note 1)	_	220	330	μA	V _{DD}
Current Cor (2)	nsumption	I _{DD2}	_	(Note 2)		35	50	μA	V _{DD}
Current Cor (3)	nsumption	I _{DD3}	_	(Note 3)	-1	_	1	μA	V _{DD}

Note 1: Current consumption while internal data receiver is operating V_{DD} = 4.0 to 5.5 V, V_{LC5} = V_{DD} – 16 V, Ta = 25°C 1/9 bias, 1/65 duty, no load, f_{PM} = 35 Hz, f_{CE} = 1 MHz

- Note 2: Current consumption while internal data receiver is sleeping V_{DD} = 4.0 to 5.5 V, V_{LC5} = V_{DD} – 16 V, Ta = 25°C 1/9 bias, 1/65 duty, no load
- Note 3: Current consumption in Low Power mode (/ STB pin of T6B66B = L) V_{DD} = 5.0 V, V_{LC5} = 0 V, Ta = 25°C, no load

AC Characteristics



Test Conditions (1) $(V_{SS} = 0 \text{ V}, V_{DD} = 3.0 \text{ V} \pm 10\%, V_{LC5} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } 75^{\circ}\text{C})$

Item	Symbol	Min	Max	Unit
Enable Cycle Time	t _{cycE}	1000	_	ns
Enable Pulse Width	PWEH	450	_	ns
Enable Rise / Fall Time	t _{Er} , t _{Ef}	_	25	ns
Address Set-up Time	t _{AS}	40		ns
Address Hold Time	t _{AH}	10		ns
Data Set-up Time	t _{DS}	280	_	ns
Data Hold Time	t _{DHW}	10	_	ns
Data Delay Time	t _{DD} (Note)	-	300	ns
Data Hold Time	t _{DHR} (Note)	20	_	ns

Load Circuit



Test Conditions (2) (V_{SS} = 0 V, V_{DD} = 5.0 V \pm 10%, V_{LC5} = 0 V, Ta = -20 to 75°C)

Item	Symbol	Min	Max	Unit
Enable Cycle Time	t _{cycE}	500	_	ns
Enable Pulse Width	PWEH	220	—	ns
Enable Rise / Fall Time	t _{Er} , t _{Ef}	_	20	ns
Address Set-up Time	t _{AS}	40	—	ns
Address Hold Time	t _{AH}	0	—	ns
Data Set-up Time	t _{DS}	60	—	ns
Data Hold Time	t _{DHW}	10	—	ns
Data Delay Time	t _{DD} (Note)	_	120	ns
Data Hold Time	t _{DHR} (Note)	20	_	ns

Note: With load circuit connected

Application Circuit



Package Dimensions

QFP100-P-1420-0.65A

Unit : mm



Weight : 1.6g (Typ.)

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.