

#### 20-W Stereo Digital Audio Power Amplifier With Feedback

Check for Samples: TAS5704

#### **FEATURES**

- Audio Input/Output
  - 20-W into an 8-Ω Load From an 18-V Supply
  - Two Serial Audio Inputs (Four Audio Channels)
  - Supports Multiple Output Configurations:
    - 2-Ch Bridged Outputs (20 W x 2)
    - 4-Ch Single-Ended Outputs (10 W × 4)
    - 2-Ch Single-Ended + 1-Ch Bridged (2.1) (10 W x 2 + 20 W)
- Closed Loop Power Stage Architecture
  - Improved PSRR Reduces Power Supply Performance Requirements
  - Higher Damping Factor Provides for Tighter, More Accurate Sound With Improved Bass Response
  - Lower EMC Emissions
  - Output Power is Independent of Supply Voltage Variation
- Wide PVCC Range From (10 V to 26 V)
- Supports 32-kHz–192-kHz (DVD-Audio) Sample Rates (LJ/RJ/I<sup>2</sup>S)
- Line-Level Subwoofer PWM Outputs
- Audio/PWM Processing (Hardware Controlled)
  - 4-Step Gain Control (-3dB, 3dB, 9dB, 12dB)
  - Soft Mute Control (50% Output Duty Cycle)
- Factory-Trimmed Internal Oscillator Enables Automatic Detection of Incoming Sample Rates

#### Thermal and Short-Circuit Protection

#### DESCRIPTION

The TAS5704 is a 20-W, efficient, digital audio power amplifier for driving stereo bridge-tied speakers. Two serial data inputs allow processing of up to four discrete audio channels and seamless integration to most digital audio processors accepting a wide range of input data and clock rates. A hardware configurable data path allows these channels to be routed to the internal speaker drivers or output via the subwoofer PWM outputs.

The TAS5704 is a slave-only device receiving all clocks from external sources. The TAS5704 operates at a 384-kHz switching rate for 32-, 48-, 96-, and 192-kHz data, and at a 352.8 kHz switching rate for 44.1-, 88.2-, and 176.4-kHz data. The 8x oversampling combined with the fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.

The closed-loop architecture of the TAS5704 provides several benefits. The high power supply rejection enables superior audio performance from a noisy, low cost supply. The high damping factor allows tighter control over speaker movement resulting in an improved bass response. Finally, switching edge rate control lowers EMC emissions without sacrificing audio performance.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### SIMPLIFIED APPLICATION DIAGRAMS

#### **Bridge-Tied Load (BTL) Mode**




<sup>\*</sup> Refer to TI Application Note (SLOA119) on LC filter design for BTL (AD/BD mode) configuration.

B0264-02



#### Single-Ended (SE) 2.1 Mode




<sup>\*</sup> Refer to TI Application Note (SLOA119) on LC filter design for SE or BTL configuration.

B0264-05



#### Single-Ended (SE) 4.0 Mode




<sup>\*</sup> Refer to TI Application Note (SLOA119) on LC filter design for SE configuration.

B0264-04



#### 64-PIN, HTQFP PACKAGE



#### P0071-02

#### **PIN FUNCTIONS**

| PIN      |     | TYPE | 5-V      | TERMINATION | DECORIDATION  |  |
|----------|-----|------|----------|-------------|---|--|
| NAME     | NO. | (1)  | TOLERANT | (2)         | DESCRIPTION   |  |
| AGND     | 57  | Р    |          |             | Analog ground for power stage   |  |
| AVCC     | 58  | Р    |          |             | Analog power supply for power stage. Connect externally to sam potential as PVCC.   |  |
| AVDD     | 10  | Р    |          |             | 3.3-V analog power supply   |  |
| AVSS     | 11  | Р    |          |             | 3.3-V analog supply ground  |  |
| BKND_ERR | 37  | DI   |          | Pullup      | Active low. A back-end error sequence is initiated by applying a logic low to this pin. Connect to an external power stage. If no external power stage is used, connect directly to DVDD. |  |
| BST_A    | 59  | Р    |          |             | High-side bootstrap supply for half-bridge A  |  |

TYPE: A = analog; D = 3.3-V digital; P = power/ground/decoupling; I = input; O = output

Copyright © 2008-2010, Texas Instruments Incorporated

All pullups are 20-µA weak pullups and all pulldowns are 20-µA weak pullups and pulldowns are included to assure proper input logic levels if the terminals are left unconnected (pullups → logic 1 input; pulldowns → logic 0 input). Devices that drive inputs with pullups must be able to sink 50 µA while maintaining a logic-0 drive level. Devices that drive inputs with pulldowns must be able to source 50 µA while maintaining a logic-1 drive level.



#### **PIN FUNCTIONS (continued)**

| PIN      |           | TYPE  | 5-V      | TERMINATION | DESCRIPTION   |  |  |
|----------|-----------|---|----------|-------------|---|--|--|
| NAME     | NO.       | (1)   | TOLERANT | (2)         | DESCRIPTION   |  |  |
| BST_B    | 61        | Р   |          |             | High-side bootstrap supply for half-bridge B  |  |  |
| BST_C    | 53        | Р   |          |             | High-side bootstrap supply for half-bridge C  |  |  |
| BST_D    | 55        | Р   |          |             | High-side bootstrap supply for half-bridge D  |  |  |
| BYPASS   | 56        | 61 P High-side bootstrap so 53 P High-side bootstrap so 55 P High-side bootstrap so 56 O Nominally equal to V <sub>C</sub> 34 P Pulldown Input/output configura 33 P Pulldown Input/output configura 15, P 3.3-V digital power su |          |             |   |  |  |
| CONFIG_1 | 34        | Р   |          | Pulldown    | Input/output configuration.   |  |  |
| CONFIG_2 | 33        | Р   |          | Pulldown    | Input/output configuration.   |  |  |
| DVDD     |           | Р   |          |             | 3.3-V digital power supply  |  |  |
| DVSS     | 26        | Р   |          |             | Digital ground  |  |  |
| DVSSO    | 20        | Р   |          |             | Oscillator ground   |  |  |
| FORMAT0  | 32        | DI  |          | Pulldown    | Digital data format select.   |  |  |
| FORMAT1  | 31        | DI  |          | Pulldown    | Digital data format select.   |  |  |
| FORMAT2  | 30        | DI  |          |             | Digital data format select.   |  |  |
| GAIN_0   | 29        | DI  |          |             | LSB of gain select. GAIN_0 and GAIN_1 allow 4 possible gain selections.   |  |  |
| GAIN_1   | 28        | DI  |          |             | MSB of gain select. GAIN_0 and GAIN_1 allow 4 possible gain selections.   |  |  |
| LRCLK    | 22        | DI  | 5-V      |             | Input serial audio data left/right clock (sampling rate clock)  |  |  |
| MCLK     | 36        | DI  | 5-V      |             | Master clock input. The input frequency of this clock can range from 4.9 MHz to 49.2 MHz.   |  |  |
| MUTE     | 21        | DI  | 5-V      | Pullup      | Performs a soft mute of outputs, active-low. A logic low on this terminal sets the outputs equal to 50% duty cycle. A logic high on this terminal allows normal operation. The mute control provides a noiseless volume ramp to silence. Releasing mute provides a noiseless ramp to previous volume. |  |  |
| OSC_RES  | 19        | AO  |          |             | Oscillator trim resistor. Connect an 18.2-kΩ resistor to DVSSO.   |  |  |
| OUT_A    | 4, 5      | 0   |          |             | Output, half-bridge A   |  |  |
| OUT_B    | 1, 64     | 0   |          |             | Output, half-bridge B   |  |  |
| OUT_C    | 49,<br>50 | 0   |          |             | Output, half-bridge C   |  |  |
| OUT_D    | 45,<br>46 | 0   |          |             | Output, half-bridge D   |  |  |
| PDN      | 17        | DI  | 5-V      | Pullup      | Power down, active-low. PDN stops all clocks and outputs stop switching. When PDN is released, the device powers up all logic, starts all clocks, and performs a soft start that returns to the previous configuration. Changes to CONFIG_x, FORMATx, and GAIN_x pins are ignored on PDN cycling.     |  |  |
| PGND_A   | 6, 7      | Р   |          |             | Power ground for half-bridge A  |  |  |
| PGND_B   | 2, 3      | Р   |          |             | Power ground for half-bridge B  |  |  |
| PGND_C   | 47,<br>48 | Р   |          |             | Power ground for half-bridge C  |  |  |
| PGND_D   | 43,<br>44 | Р   |          |             | Power ground for half-bridge D  |  |  |
| PLL_FLTM | 12        | AO  |          |             | PLL negative loop filter terminal   |  |  |
| PLL_FLTP | 13        | AO  |          |             | PLL positive loop filter terminal   |  |  |
| PVCC_A   | 8, 9      | Р   |          |             | Power supply input for half-bridge output A   |  |  |
| PVCC_B   | 62,<br>63 | Р   |          |             | Power supply input for half-bridge output B   |  |  |
| PVCC_C   | 51,<br>52 | Р   |          |             | Power supply input for half-bridge output C   |  |  |
| PVCC_D   | 41,<br>42 | Р   |          |             | Power supply input for half-bridge output D   |  |  |



#### **PIN FUNCTIONS (continued)**

|           |     |      | 1        |             | ,  |
|-----------|-----|------|----------|-------------|--|
| PIN       |     | TYPE | 5-V      | TERMINATION | DESCRIPTION  |
| NAME      | NO. | (1)  | TOLERANT | (2)         | DESCRIF HON  |
| RESET     | 16  | DI   | 5-V      | Pullup      | Reset, active-low. A system reset is generated by applying a logic low to this terminal. RESET is an asynchronous control signal that sets the VALID outputs low, and places the PWM in the hard-mute state (stops switching). Gain is immediately set to full attenuation. Upon the release of RESET, if PDN is high, the system performs a 4- to 5-ms device initialization and sets the gain, output configuration, and format to the settings determined by the hardware pins. |
| SCLK      | 23  | DI   | 5-V      |             | Serial audio data clock (shift clock). SCLK is the serial audio port input data bit clock.   |
| SDIN1     | 25  | DI   | 5-V      |             | Serial audio data-1 input is one of the serial data input ports. SDIN1 supports three discrete (stereo) data formats.  |
| SDIN2     | 24  | DI   | 5-V      |             | Serial audio data-2 input is one of the serial data input ports. SDIN2 supports three discrete (stereo) data formats.  |
| SUB_PWM-  | 39  | DO   |          |             | Subwoofer negative PWM output  |
| SUB_PWM+  | 40  | DO   |          |             | Subwoofer positive PWM output  |
| VALID     | 38  | DO   |          |             | Output indicating validity of all PWM channels, active high. Connect this pin to an external power stage or leave floating.  |
| VCLAMP_AB | 60  | Р    |          |             | Internally generated voltage supply for channels A and B gate drive.<br>Not to be used as a supply or connected to any component other than the decoupling capacitor   |
| VCLAMP_CD | 54  | Р    |          |             | Internally generated voltage supply for channels C and D gate drive. Not to be used as a supply or connected to any component other than the decoupling capacitor  |
| VR_ANA    | 14  | Р    |          |             | Internally regulated 1.8-V analog supply voltage. This terminal must not be used to power external devices.  |
| VR_DIG    | 27  | Р    |          |             | Internally regulated 1.8-V digital supply voltage. This terminal must not be used to power external devices.   |
| VREG_EN   | 18  | DI   |          | Pulldown    | Voltage regulator enable. Connect directly to GND.   |

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

|                    |  | VALUE              | UNIT |
|--------------------|--|--------------------|------|
| Cumply valtage     | DVDD, AVDD   | -0.3 to 3.6        | V    |
| Supply voltage     | PVCC_X   | -0.3 to 30         | V    |
| lament coaltana    | 3.3-V digital input  | -0.5 to DVDD + 0.5 | V    |
| Input voltage      | 5-V tolerant <sup>(2)</sup> digital input                            | -0.5 to 6          | V    |
| Input clamp curre  | ent, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > 1.8 V   | ±20                | mA   |
| Output clamp cu    | rrent, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > 1.8 V | ±20                | mA   |
| Operating free-a   | ir temperature   | 0 to 85            | °C   |
| Operating junction | on temperature range   | 0 to 150           | °C   |
| Storage tempera    | ture range, T <sub>stg</sub>   | -40 to 125         | °C   |

Stresses beyond those listed under absolute ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operation conditions* are not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.

(2) 5-V tolerant inputs are PDN, RESET, MUTE, SCLK, LRCLK, MCLK, SDIN1, and SDIN2.



#### THERMAL INFORMATION

|                  | THERMAL METRIC <sup>(1)(2)</sup>             | TAS5704       | LIMITO        |
|------------------|--|---------------|---------------|
|                  | THERMAL METRIC (171-7)                       | PAP (64 PINS) | UNITS         |
| $\theta_{JA}$    | Junction-to-ambient thermal resistance       | 27            |               |
| $\theta_{JCtop}$ | Junction-to-case (top) thermal resistance    | 15.6          |               |
| $\theta_{JB}$    | Junction-to-board thermal resistance         | 12.6          | 9 <b>C</b> AM |
| ΨЈТ              | Junction-to-top characterization parameter   | 0.2           | °C/W          |
| ΨЈВ              | Junction-to-board characterization parameter | 7.8           |               |
| $\theta_{JCbot}$ | Junction-to-case (bottom) thermal resistance | 0.8           |               |

 <sup>(1)</sup> For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| -                     |                                      | ·   | MIN | NOM | MAX | UNIT |
|-----------------------|--------------------------------------|---|-----|-----|-----|------|
|                       | Digital/analog supply voltage        | DVDD  | 3   | 3.3 | 3.6 | V    |
|                       | Half-bridge supply voltage           | PVCC_xx   | 10  |     | 26  | V    |
| $V_{IH}$              | High-level input voltage             | 3.3-V TTL, 5-V tolerant                                 | 2   |     |     | V    |
| $V_{IL}$              | Low-level input voltage              | 3.3-V TTL, 5-V tolerant                                 |     |     | 0.8 | V    |
| T <sub>A</sub>        | Operating ambient temperature range  |   | 0   |     | 85  | °C   |
| T <sub>J</sub>        | Operating junction temperature range |   | 0   |     | 150 | °C   |
| R <sub>L</sub> (BTL)  |                                      |   | 6.0 | 8   |     |      |
| R <sub>L</sub> (SE)   | Load impedance                       | Output filter: L = 22 $\mu$ H, C = 680 nF.              | 3.2 | 4   |     | Ω    |
| R <sub>L</sub> (PBTL) |                                      |   | 3.2 | 4   |     |      |
| L <sub>O</sub> (BTL)  |                                      |   |     | 10  |     |      |
| L <sub>O</sub> (SE)   | Output-filter inductance             | Minimum output inductance under short-circuit condition |     | 10  |     | μΗ   |
| L <sub>O</sub> (PBTL) |                                      | onor onour conducti                                     |     | 10  |     |      |

#### PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS

|                                      |                                       | OH PHIONE                   |       |       |
|--------------------------------------|---------------------------------------|-----------------------------|-------|-------|
| PARAMETER                            | TEST CONDITIONS                       | MODE                        | VALUE | UNITS |
|                                      | 32-kHz data rate ±2%                  | 12× sample rate             | 384   | kHz   |
| Output sample rate 2x-1x oversampled | 44.1-, 88.2-, 176.4-kHz data rate ±2% | 8x, 4x, and 2x sample rates |       | kHz   |
| oversampiou                          | 48-, 96-, 192-kHz data rate ±2%       | 8x, 4x, and 2x sample rates | 384   | kHz   |

#### PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS

|                    | PARAMETER                                | TEST CONDITIONS   | MIN | TYP | MAX  | UNIT  |
|--------------------|--|---|-----|-----|------|-------|
| f <sub>MCLKI</sub> | Frequency, MCLK (1 / t <sub>cyc2</sub> ) |   | 4.9 |     | 49.2 | MHz   |
|                    | MCLK duty cycle                          |   | 40% | 50% | 60%  |       |
|                    | MCLK minimum high time                   | ≥2-V MCLK = 49.152 MHz, within the min and max duty cycle constraints   | 8   |     |      | ns    |
|                    | MCLK minimum low time                    | ≤0.8-V MCLK = 49.152 MHz, within the min and max duty cycle constraints | 8   |     |      | ns    |
|                    | LRCLK allowable drift before LRCLK reset |   |     |     | 4    | MCLKs |
|                    | External PLL filter capacitor C1         | SMD 0603 Y5V  |     | 47  |      | nF    |
|                    | External PLL filter capacitor C2         | SMD 0603 Y5V  |     | 4.7 |      | nF    |
|                    | External PLL filter resistor R           | SMD 0603, metal film  |     | 470 |      | Ω     |



#### **ELECTRICAL CHARACTERISTICS**

DC Characteristics,  $T_A$  = 25°C, PVCC\_X, AVCC = 18 V, DVDD = AVDD = 3.3 V,  $R_L$  = 8  $\Omega$  (unless otherwise noted)

|                          | PARAMETE                        | R  | TEST CONDITIONS  | MIN  | TYP  | MAX | UNIT |
|--------------------------|---------------------------------|--|--|--|------|-----|------|
| V <sub>OH</sub>          | High-level output voltage       | 3.3-V TTL and 5-V tolerant (1)                                       | $I_{OH} = -4 \text{ mA}$   | 2.4  |      |     | V    |
| V <sub>OL</sub>          | Low-level output voltage        | 3.3-V TTL and 5-V tolerant (1)                                       | I <sub>OL</sub> = 4 mA   |  |      | 0.5 | V    |
| VOS                      | Class-D output offset voltage   |  |  |  | ±26  |     | mV   |
| V <sub>BYPASS</sub>      | PVCC/8 reference for analog s   | ection   | No load  | 2.2  | 2.26 | 2.3 | V    |
| I₁∟                      | Low-level input current         | LRCLK, SCLK, SDINX, MCLK,<br>GAIN_x<br>VREG_EN, FORMATX,<br>CONFIG_X | V <sub>I</sub> = 0 V, DVDD = 3.6 V   |  |      | ±2  | μА   |
|                          |                                 | BKND_ERR, RESET, PDN, MUTE   | V <sub>I</sub> = 0 V, DVDD = 3.6 V   |  |      | ±50 | ı    |
|                          |                                 | RESET, PDN, MUTE, GAIN_x, BKND_ERR                                   | V <sub>I</sub> = 3.6 V, DVDD = 3.6 V   |  |      | ±2  |      |
| I <sub>IH</sub>          | High-level input current        | VREG_EN, FORMAT_x,<br>CONFIGx, LRCLK, SCLK,<br>SDINx, MCLK           | V <sub>I</sub> = 3.6 V, DVDD = 3.6 V   |  |      | ±50 | μΑ   |
|                          |                                 | RESET, PDN, MUTE, LRCLK, SCLK, SDINx, MCLK, GAIN_x                   | V <sub>I</sub> = 5.5 V, DVDD = 3.6 V   |  |      | ±50 | Ī    |
|                          |                                 |  | Normal mode  |  | 65   | 80  |      |
| I <sub>DD</sub>          | Digital supply current          | Supply voltage (DVDD, AVDD)  | Power down (PDNZ = LOW)  |  | 8    | 16  | mA   |
|                          |                                 |  | Reset (RESET = LOW)  |  | 23   | 33  |      |
| I <sub>CC</sub>          | Quiescent supply current        |  | No load  | 14   | 33   | 57  | mA   |
| I <sub>CC( RESET</sub> ) | Quiescent supply current in res | et mode  | No load  |  | 58   | 176 | μΑ   |
| I <sub>CC(PDNZ)</sub>    | Quiescent supply current in po- | wer down mode  | No load  |  | 58   | 176 | μΑ   |
| PSRR                     | DC power-supply rejection ratio | )  | PVCC = 17.5 V to 18.5 V  |  | 60   |     | dB   |
|                          | Drain-source on-state resistant | ce, high-side  |  |  | 240  |     |      |
| R <sub>DS(on)</sub>      | Low-side                        |  | $V_{CC} = 18 \text{ V}, I_{O} = 500 \text{ mA},$<br>$T_{J} = 25^{\circ}\text{C}$ |  | 240  |     | mΩ   |
|                          | Total                           |  | _ 1, <b>_ 2</b> 0 0  |  | 480  | 850 |      |
|                          | Turnon time (SE mode) (CONF     | FIG_2 = 0)   | C  |  | 500  |     |      |
| t <sub>ON</sub>          | Turnon time (BTL mode) (CON     | FIG_2 = 1)   | $C_{(BYPASS)} = 1 \mu F,$ Time required for the                                  | 14 3 4 4 5 6 6 5 6 6 5 6 6 6 6 6 6 6 6 6 6 6 | 30   |     | ms   |
| •                        | Turnoff time (SE mode) (CONF    | $FIG_2 = 0)^{(2)}$   | BYPASS pin to reach its  |  | 500  |     | mo   |
| t <sub>OFF</sub>         | Turnoff time (BTL mode) (CON    | FIG $2 = 0$ <sup>(2)</sup>   | final value  |  | 30   |     | ms   |

 <sup>(1) 5-</sup>V tolerant pins are PDN, RESET, MUTE, SCLK, LRCLK, MCLK, SDIN1, and SDIN2.
 (2) For pop-free power-off (PVDD = 0 V), it is recommended that PDN be cycled low for at least this period of time before PVDD drops below 10 V and DVDD drops below 3 V.



# AC Characteristics, $T_A$ = 25°C, PVCC\_X, AVCC = 18 V, AVDD, DVDD = 3.3 V, $R_L$ = 8 $\Omega$ (unless otherwise noted)<sup>(1)</sup>

|           | PARAMETER   | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT |
|-----------|---|--|-----|-------|-----|------|
| KSVR      | Supply ripple rejection                               | 100-mV <sub>PP</sub> ripple at 20 Hz–20 kHz, BTL, 50% duty cycle PWM       |     | -60   |     | dB   |
|           |   | BTL ( $R_L = 8 \Omega$ , THD+N = 10%, f = 1 kHz, PVCC = 18 V)              |     | 20.6  |     | W    |
| D         | Continuous output                                     | BTL ( $R_L = 8 \Omega$ , THD+N = 7%, f = 1 kHz, PVCC = 18 V)               |     | 19.3  |     | W    |
| Po        | power   | SE (R <sub>L</sub> = 4 $\Omega$ , THD+N = 10%, f = 1 kHz, PVCC = 24 V)     |     | 18.1  |     | W    |
|           |   | SE (R <sub>L</sub> = 4 $\Omega$ , THD+N = 7%, f = 1 kHz, PVCC = 24 V)      |     | 17.3  |     | W    |
| THD+N     | Total harmonic distortion + noise (SE)                | $V_{CC}$ = 24 V, $R_L$ = 4 $\Omega$ , f = 1 kHz, $P_O$ = 10 W (half-power) |     | 0.08% |     |      |
| I HD+N    | Total harmonic distortion + noise (BTL)               | $V_{CC}$ = 18 V, $R_L$ = 8 $\Omega$ , f = 1 kHz, $P_O$ = 10 W (half-power) |     | 0.05% |     |      |
| V         | Output intograted nains                               | 20 Hz to 22 kHz (BD mode)  |     | 89    |     | μV   |
| $V_n$     | Output integrated noise                               | A-weighted filter; MUTE = LOW  |     | -81   |     | dBV  |
| Crosstalk |   | P <sub>O</sub> = 1 W, f = 1 kHz  |     | -69   |     | dB   |
| SNR       | Signal-to-noise ratio                                 | Maximum output at THD+N < 1%, f = 1 kHz, A-weighted                        |     | 100   |     | dB   |
|           | Thermal trip point (output shutdown, unlatched fault) |  |     | 150   |     | °C   |
|           | Thermal hysteresis                                    |  |     | 15    |     | °C   |

<sup>(1)</sup> All measurement in AD mode (unless otherwise noted).

# AC Characteristics, $T_A$ = 25°C, PVCC\_X, AVCC = 12 V, AVDD, DVDD = 3.3 V, $R_L$ = 8 $\Omega$ (unless otherwise noted)<sup>(1)</sup>

|                | PARAMETER   | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT |   |
|----------------|---|--|-----|-------|-----|------|---|
| KSVR           | Supply ripple rejection                               | 100-mVpp ripple at 20 Hz–20 kHz, BTL, 50% duty cycle PWM                     |     | -60   |     | dB   |   |
|                |   | BTL ( $R_L = 8 \Omega$ , THD+N = 10%, f = 1 kHz)                             |     | 9.2   |     | W    |   |
| Б              | Openition and a second and a second                   | BTL ( $R_L = 8 \Omega$ , THD+N = 7%, f = 1 kHz)                              |     | 8.7   |     | W    |   |
| Po             | Continuous output power                               | SE (R <sub>L</sub> = 4 Ω, THD+N = 10%, f = 1 kHz)                            |     |       | 4.5 |      | W |
|                |   | SE (R <sub>L</sub> = 4 Ω, THD+N = 7%, f = 1 kHz)                             |     | 4.2   |     | W    |   |
| THD+N          | Total harmonic distortion + noise (BTL)               | $V_{CC}$ = 12 V, $R_L$ = 8 $\Omega$ , f = 1 kHz,<br>$P_O$ = 5 W (half-power) |     | 0.07% |     |      |   |
|                | Output into another and a                             | 20 Hz to 22 kHz (BD mode)  |     | 89    |     | μV   |   |
| V <sub>n</sub> | Output integrated noise                               | A-weighted filter  |     | -81   |     | dBV  |   |
| Crosstalk      |   | P <sub>O</sub> = 1 W, f = 1 kHz  |     | -75   |     | dB   |   |
| SNR            | Signal-to-noise ratio                                 | Maximum output at THD+N < 1%, f = 1 kHz, A-weighted                          |     | 96    |     | dB   |   |
|                | Thermal trip point (output shutdown, unlatched fault) |  |     | 150   |     | °C   |   |
|                | Thermal hysteresis                                    |  |     | 15    |     | °C   |   |

(1) All measurement in AD mode (unless otherwise noted).



#### **SERIAL AUDIO PORTS SLAVE MODE**

over recommended operating conditions (unless otherwise noted)

|                     | PARAMETER   | TEST<br>CONDITIONS     | MIN   | TYP | MAX    | UNIT           |
|---------------------|---|------------------------|-------|-----|--------|----------------|
| f <sub>SCLKIN</sub> | Frequency, SCLK 32 × $f_S$ , 48 × $f_S$ , 64 × $f_S$      | C <sub>L</sub> = 30 pF | 1.024 |     | 12.288 | MHz            |
| t <sub>su1</sub>    | Setup time, LRCLK to SCLK rising edge                     |                        | 10    |     |        | ns             |
| t <sub>h1</sub>     | Hold time, LRCLK from SCLK rising edge                    |                        | 10    |     |        | ns             |
| t <sub>su2</sub>    | Setup time, SDIN to SCLK rising edge                      |                        | 10    |     |        | ns             |
| t <sub>h2</sub>     | Hold time, SDIN from SCLK rising edge                     |                        | 10    |     |        | ns             |
|                     | LRCLK frequency   |                        | 32    | 48  | 192    | kHz            |
|                     | SCLK duty cycle   |                        | 40%   | 50% | 60%    |                |
|                     | LRCLK duty cycle  |                        | 40%   | 50% | 60%    |                |
|                     | SCLK rising edges between LRCLK rising edges              |                        | 32    |     | 64     | SCLK<br>edges  |
| t <sub>(edge)</sub> | LRCLK clock edge with respect to the falling edge of SCLK |                        | -1/4  |     | 1/4    | SCLK<br>period |




Figure 1. Slave Mode Serial Data Interface Timing

#### **HARDWARE SELECT PINS**

over recommended operating conditions (unless otherwise noted)

|                 | PARAMETER  | MIN | TYP | MAX | UNIT |
|-----------------|--|-----|-----|-----|------|
| t <sub>su</sub> | Setup time, FORMATx, CONFIG_x, GAIN_x to RESET rising edge | 100 |     |     | μS   |




Figure 2. Mode Pins Setup Time


Copyright © 2008–2010, Texas Instruments Incorporated



#### RESET TIMING (RESET) AND POWER-ON RESET

Control signal parameters over recommended operating conditions (unless otherwise noted)

|                           | PARAMETER                                       | MIN | TYP  | MAX | UNIT |
|---------------------------|---|-----|------|-----|------|
| t <sub>d(VALID_LOW)</sub> | Time to assert VALID (reset to power stage) low |     | 300  |     | ns   |
| t <sub>w(RESET)</sub>     | Pulse duration, RESET active                    |     | 1    |     | ms   |
| t <sub>d(START)</sub>     | Time to start-up                                |     | 13.5 |     | ms   |



T0029-05

Figure 3. Reset Timing

When power is applied to DVDD, must be held low for at least 100  $\mu s$  after DVDD reaches 3.0 V.




Figure 4. Power-On Reset Timing

#### POWER-DOWN (PDN) TIMING

Control signal parameters over recommended operating conditions (unless otherwise noted)

|                           | PARAMETER                                       | MIN | TYP | MAX | UNIT |
|---------------------------|---|-----|-----|-----|------|
| t <sub>d(VALID_LOW)</sub> | Time to assert VALID (reset to power stage) low |     | 725 |     | μS   |
| t <sub>d(STARTUP)</sub>   | Device startup time                             |     | 120 |     | ms   |
| t <sub>w</sub>            | Minimum pulse duration required                 |     | 800 |     | ns   |






Figure 5. Power-Down Timing



#### BACK-END ERROR (BKND\_ERR)

Control signal parameters over recommended operating conditions (unless otherwise noted)

| common original parameters of or recommended operating containing containing |  |     |     |     |      |  |  |  |
|--|--|-----|-----|-----|------|--|--|--|
|  | PARAMETER  | MIN | TYP | MAX | UNIT |  |  |  |
| t <sub>w(ER)</sub>   | Pulse duration, BKND_ERR active (active-low)   | 350 |     |     | ns   |  |  |  |
| t <sub>p(valid_high)</sub>   | Time to stay in the OUT_x low state. After $t_{p(valid\ high)}$ , the TAS5704 attempts to bring the system out of the OUT_x low state if BKND_ERR is high. |     | 300 |     | ms   |  |  |  |
| t <sub>p(valid_low)</sub>  | Time TAS5704 takes to bring OUT_x low after BKND_ERR assertion.  |     | 350 |     | ns   |  |  |  |




Figure 6. Error Recovery Timing

#### **MUTE TIMING (MUTE)**

Control signal parameters over recommended operating conditions (unless otherwise noted)

|                     | PARAMETER   | MIN | TYP  | MAX | UNIT  |
|---------------------|---|-----|------|-----|-------|
| t <sub>d(VOL)</sub> | Volume ramp time. Ramp Time = Number of Steps × Stepsize <sup>(1)</sup> |     | 1024 |     | steps |

(1) Stepsize = 4 LRCLKs (for 32–48 kHz sample rate); 8 LRCLKs (for 88.2–96 kHz sample rate); 16 LRCLKs (for 176.4–192 kHz sample rate)




Figure 7. Mute Timing



#### TYPICAL CHARACTERISTICS, BTL CONFIGURATION

# TOTAL HARMONIC DISTORTION + NOISE (BTL) VS FREQUENCY




Figure 8.

#### TOTAL HARMONIC DISTORTION + NOISE (BTL)




Figure 9.

### TOTAL HARMONIC DISTORTION + NOISE (BTL)




Figure 10.

# TOTAL HARMONIC DISTORTION + NOISE (BTL) vs





Figure 11.

G006



#### TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)



#### vs OUTPUT POWER




Figure 12.

#### TOTAL HARMONIC DISTORTION + NOISE (BTL)






Figure 13.

## EFFICIENCY vs




Figure 14.

#### SUPPLY CURRENT vs





Figure 15.

G007



#### TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)







Figure 16.



vs **FREQUENCY** -40 -50 -60 Right to Left -70 Crosstalk - dB Left to Right -80 -90 -100-110 -120 $R_L = 8 \Omega$ -130 $V_{CC} = 24 \text{ V}$ -140 100 10k 20k 20 1k f - Frequency - Hz G014

CROSSTALK

Figure 18.

Figure 19.

0.001

20

100

G016



#### TYPICAL CHARACTERISTICS, SE CONFIGURATION

#### TOTAL HARMONIC DISTORTION + NOISE (SE)

# FREQUENCY 10 P<sub>O</sub> = 1 W R<sub>L</sub> = 4 Ω V<sub>CC</sub> = 12 V V<sub>CC</sub> = 24 V V<sub>CC</sub> = 18 V

#### f – Frequency – Hz Figure 20.

1k

10k 20k

G015

#### TOTAL HARMONIC DISTORTION + NOISE (SE)




Figure 21.

#### EFFICIENCY vs




Figure 22.

# SUPPLY CURRENT vs






Figure 23.



# TYPICAL CHARACTERISTICS, SE CONFIGURATION (continued) OUTPUT POWER SUPPLY RIPPLE REJECTION RATIO








Figure 25.



#### DETAILED DESCRIPTION

#### **POWER SUPPLY**

The digital portion of the chip requires 3.3 V, and the power section operates from a variable range from 10 V to 26 V.

#### Clock, Auto Detection, and PLL

The TAS5704 DAP is a clock slave device. It accepts MCLK, SCLK, and LRCLK.

The TAS5704 checks to verify that SCLK is a specific value of  $32-f_s$ ,  $48-f_s$ , or  $64-f_s$ . The DAP only supports a 1 x  $f_s$  LRCLK. The timing relationship of these clocks to SDIN1 and SDIN2 is shown in subsequent sections. The clock section uses MCLK or the internal oscillator clock (when MCLK is unstable or absent) to produce the internal clock.

The DAP can auto-detect and set the internal clock control logic to the appropriate settings for the frequencies of 32 kHz, normal speed (44.1 or 48 kHz), double speed (88.2 kHz or 96 kHz), and quad speed (176.4 kHz or 192 kHz).

#### **PWM SECTION**

The DAP (digital audio processor) has four channels of high-performance digital PWM modulators that are designed to drive bridge-tied output H-bridge configurations with AD or BD modulation and single-ended output configurations with AD modulation.

The DAP uses noise-shaping and sophisticated error correction algorithms to achieve high power efficiency and high-performance digital audio reproduction.

The PWM section accepts 24-bit PCM data from the DAP and outputs up to 4 PWM audio output channels.

The PWM section has individual channel dc blocking filters that are ALWAYS enabled. The filter cutoff frequency is less than 1 Hz.

#### **SERIAL DATA INTERFACE**

Serial data is input on SDIN1 and SDIN2. The PWM outputs are derived from SDIN1 and SDIN2. The TAS5704 DAP accepts 32-, 44.1-, 48-, 88.2-, 96-, 176.4-, and 192-kHz serial data in 16-, 18-, 20-, or 24-bit data in left-justified, right-justified, and I<sup>2</sup>S serial data formats. See Table 1 for format control settings.

#### SERIAL INTERFACE CONTROL AND TIMING

#### I2S Timing

 $I^2S$  timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A system clock (SCLK) running at 32, 48, or 64 ×  $f_s$  is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.




Figure 26. I<sup>2</sup>S Format



#### Left-Justified

Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or  $64 \times f_s$  is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.




Figure 27. Left-Justified Format

#### **Right-Justified**

Right-justified (RJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32, 48, or  $64 \times f_s$  is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for 24-bit data) after LRCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before LRCLK transitions. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused leading data bit positions.




Figure 28. Right-Justified Format



#### **Format Control**

The digital data input format is selected via three external terminals (FORMAT0, FORMAT1, and FORMAT2). Table 1 lists the corresponding data format for SDIN1 and SDIN2. LRCLK and SCLK are shared clocks for SDIN1 and SDIN2. Changes to the FORMATx terminals are latched in immediately on a rising edge of RESET. Changes to the FORMATx terminals while RESET is high are not allowed.

**Table 1. Format Control** 

| FORMAT2 | FORMAT1 | FORMAT0 | SERIAL DIGITAL DATA<br>FORMAT     |
|---------|---------|---------|-----------------------------------|
| 0       | 0       | 0       | 16-Bit right-justifed             |
| 0       | 0       | 1       | 18-Bit right-justified            |
| 0       | 1       | 0       | 20-Bit right-justified            |
| 0       | 1       | 1       | 24-Bit right-justified            |
| 1       | 0       | 0       | 16-, 24-Bit I <sup>2</sup> S      |
| 1       | 0       | 1       | 16-, 24-Bit left-justified        |
| 1       | 1       | 0       | Reserved. Setting is not allowed. |
| 1       | 1       | 1       | Reserved. Setting is not allowed. |

#### **Gain Control**

The gain of the DAP is selected via two external gain pins (GAIN\_0 and GAIN\_1). Table 2 lists the corresponding channel gain (for ALL channels) for GAIN\_0 and GAIN\_1 settings. Individual channel gain is not possible. Changes to the GAIN\_x terminals are latched in immediately on a rising edge of RESET. Changes to the GAIN\_x terminals while RESET is high are not allowed.

**Table 2. Gain Control** 

| GAIN_1 | GAIN_0 | CHANNEL<br>GAIN (dB) | OUTPUT VOLTAGE<br>WITH FULL SCALE<br>INPUT (V <sub>rms</sub> ) —<br>BTL |
|--------|--------|----------------------|---|
| 0      | 0      | -3                   | 17.56   |
| 0      | 1      | 3                    | 35.04 <sup>(1)</sup>  |
| 1      | 0      | 9                    | 70.08 <sup>(1)</sup>  |
| 1      | 1      | 12                   | 99.00 <sup>(1)</sup>  |

Output clipped. See the calculation example in the Application section.

#### **Output Configuration Control**

The PWM outputs can be remapped to allow 2-ch, 2.1-ch, and 4-ch operation. Two terminals are used for this mapping, CONFIG\_1 and CONFIG\_2. Table 3 lists the output configurations that are supported. Changes to the CONFIG\_x terminals are latched in immediately on a rising edge of RESET. Changes to the CONFIG\_x terminals while RESET is high are not allowed.

**Table 3. Output Configurations** 

| CONFIG_2 | CONFIG_1 | OUTPUT CONFIGURATION   |
|----------|----------|--|
| 0        | 0        | 2-Ch Mode, BTL, AD modulation. SUB+/- is derived from the SDIN2 input (left channel). SUB+/- is AD modulation with SUB- equal to the compliment of SUB+. |
| 0        | 1        | 2-Ch Mode, BTL, BD modulation. SUB+/- is derived from the SDIN2 input (left channel), and SUB+/- is BD PWM.  |
| 1        | 0        | 2.1-Ch Mode (2xSE outputs, 1xBTL output). AD modulation. No SUB+/-PWM output.  |
| 1        | 1        | 4-Ch Mode (4xSE outputs). AD modulation. No SUB+/- PWM output.   |



ated Submit Documentation Feedback



#### **APPLICATION INFORMATION**

#### **CLOSED-LOOP POWER STAGE CHARACTERISTICS**

The TAS5704 is PWM input power stage with a closed loop architecture. A feedback loop varies the PWM output duty cycle with changes in the supply voltage. This ensures that the output voltage (and output power) remain the same over transitions in the power supply.

Open-loop power stages have an output duty cycle that is equal to the input duty cycle. Since the duty cycle does NOT change to compensate for changes in the supply voltage, the output voltage (and power) change with supply voltage changes. This is undesirable effect that closed-loop architecture of the TAS5704 solves.

The single-ended (SE) gain of the TAS5704 is fixed, and specified below:

TAS5704 Gain = 0.13 / Modulation Level (Vrms/%)

Modulation level = fraction of full-scale modulation of the PWM signal at the input of the power stage.

TAS5704 (SE) Voltage Level (in Vrms) = 0.13 x Modulation Level

The bridge-tied (BTL) gain of the TAS5704 is equal to 2x the SE gain:

TAS5704 (BTL) Voltage Level (in Vrms) = 0.26 x Modulation Level

For a digital modulator like the TAS5704, the default maximum modulation limit is 97.7%. For a full scale input, the PWM output switches between 2.3% and 97.7%. This equates to a modulation level of 95.4% for a full scale input (0 dBFS).

For example, calculate the output voltage in RMS volts given a -20 dBFS signal to a digital modulator with a maximum modulation limit of 97.7% in a BTL output configuration:

TAS5704 Output Voltage = 0.1 (-20dB) x 0.26 (Gain) x 95.4 (Modulation Level)

= 2.48 Vrms

For shutdown and power-down, the PDN terminal should be cycled low for the "turn-off" time specified in the DC Electrical Characteristics table before PVCC falls below 10 V and DVDD/AVDD falls below 3 V. For SE mode, this is approximately 500ms. For BTL mode, the time is much faster, at 30ms. This ensures the best "pop" performance in the system.

#### **POWER SUPPLIES**

To allow simplified system design, the TAS5704 requires only a single supply (PVCC) for the the power blocks and a 3.3 V (DVDD/AVDD) supply for PWM input blocks. In addition, the high-side gate drive is provided by built-in bootstrap circuits requiring only an external capacitor for each half-bridge.

DVDD/AVDD must be applied at the same time or <u>before PVCC</u> is applied on power-up. For power-down, PVCC and DVDD/AVDD should remain active while the <u>PDN</u> terminal is cycled low and held low for at least the time specified for t<sub>OFF</sub> in the Electrical Characteristics table.

In order for the bootstrap circuit to function properly, it is necessary to connect a small ceramic capacitor from each bootstrap pin (BS\_) to the corresponding output pin (OUT\_). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate drive.

#### **DEVICE PROTECTION SYSTEM**

The TAS5704 contains a complete set of protection circuits carefully designed to make system design efficient as well as to protect the device against any kind of permanent failures due to short circuits, overtemperature, overvoltage, and undervoltage.



#### PROTECTION MECHANISMS IN THE TAS5704

- SCP (short-circuit protection) protects against shorts across the load, to GND, and to PVCC.
- OTP turns off the device if T<sub>junction</sub> (typical) > 150°C.
- UVP turns off the device if PVCC (typical) < 8.4 V
- OVP turns off the device if PVCC (typical) > 27.5 V

A short-circuit condition can be detected also by an external controller. The VALID pin goes low in the event of a short circuit. The VALID pin can be monitored by an external  $\mu$ C. The TAS5704 initiates a back-end error sequence by itself to recover from the error, which involves settling VALID low for 300 ms and then retrying to check whether the short-circuit condition still exists.

#### RECOVERY FROM ERROR

- OTP turns on the device back when T<sub>die</sub>(typical) < 135°C.</li>
- UVP turns on the device if PVCC (typical) is > 8.5 V.
- OVP turns on the device if PVCC (typical) is < 27.2 V.
- SCP (short-circuit protection) turns on the device if the short-circuit is removed. See the Back-End Error section for the sequence.

#### SINGLE-ENDED OUTPUT CAPACITOR, Co

In single-ended (SE) applications, the dc blocking capacitor forms a high-pass filter with the speaker impedance. The frequency response rolls of with decreasing frequency at a rate of 20 dB/decade. The cutoff frequency is determined by

$$f_c = 1/2\pi C_0 Z_L \tag{1}$$

Table 4 shows some common component values and the associated cutoff frequencies:

#### **Table 4. Common Filter Responses**

| CDEAVED IMPEDANCE (O) | (                                      | SE - DC BLOCKING CAPACITOR (   | (μ <b>F)</b>                   |
|-----------------------|--|--------------------------------|--------------------------------|
| SPEAKER IMPEDANCE (Ω) | $f_c = 60 \text{ Hz } (-3 \text{ dB})$ | f <sub>c</sub> = 40 Hz (-3 dB) | f <sub>c</sub> = 20 Hz (-3 dB) |
| 4                     | 680                                    | 1000                           | 2200                           |
| 8                     | 330                                    | 470                            | 1000                           |

#### **OUTPUT FILTER AND FREQUENCY RESPONSE**

For the best frequency response, a flat-passband output filter (second-order Butterworth) may be used. The output filter components consist of the series inductor and capacitor to ground at the output pins. There are several possible configurations, depending on the speaker impedance and whether the output configuration is single-ended (SE) or bridge-tied load (BTL). Table 5 lists the recommended values for the filter components. It is important to use a high-quality capacitor in this application. A rating of at least X7R is required.

**Table 5. Recommended Filter Output Components** 

| OUTPUT CONFIGURATION   | SPEAKER IMPEDANCE (Ω) | FILTER INDUCTOR (μH) | FILTER CAPACITOR (nF) |
|------------------------|-----------------------|----------------------|-----------------------|
| Single Ended (SE)      | 4                     | 22                   | 680                   |
| Single Ended (SE)      | 8                     | 47                   | 390                   |
| Daides Tied Load (DTL) | 4                     | 10                   | 1500                  |
| Bridge Tied Load (BTL) | 8                     | 22                   | 680                   |






Figure 29. BTL Filter Configuration

Figure 30. SE Filter Configuration

#### POWER-SUPPLY DECOUPLING, Cs

The TAS5704 is a high-performance CMOS audio amplifier that requires adequate power-supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power-supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power-supply leads. For higher-frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu F$  to 1  $\mu F$ , placed as close as possible to the device  $V_{CC}$  lead works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 220  $\mu F$  or greater placed near the audio power amplifier is recommended. The 220- $\mu F$  capacitor also serves as local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 220- $\mu F$  or larger capacitor should be placed on each PVCC terminal. A 10- $\mu F$  capacitor on the AVCC terminal is adequate. These capacitors must be properly derated for voltage and ripple-current rating to ensure reliability.

#### **BOOTSTRAP CAPACITORS**

The half H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 220-nF ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input.

The bootstrap capacitors connected between the BSx pins and their corresponding outputs function as a floating power supply for the high-side N-channel power MOSFET gate-drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

#### **VCLAMP CAPACITOR**

To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, one internal regulator clamps the gate voltage. One 1- $\mu$ F capacitor must be connected from each VCLAMP (terminal) to ground and must be rated for at least 16 V. The voltages at the VCLAMP terminal may vary with V<sub>CC</sub> and may not be used for powering any other circuitry.

#### **VBYP CAPACITOR SELECTION**

The scaled supply reference (BYPASS) nominally provides an AVCC/8 internal bias for the preamplifier stages. The external capacitor for this reference ( $C_{BYP}$ ) is a critical component and serves several important functions. During start-up or recovery from shutdown mode,  $C_{BYP}$  determines the rate at which the amplifier starts. The start up time is proportional to 0.5 s per microfarad in single-ended mode ( $SE/\overline{BTL} = DVDD$ ). Thus, the recommended 1- $\mu$ F capacitor results in a start-up time of approximately 500 ms ( $SE/\overline{BTL} = DVDD$ ). The second function is to reduce noise produced by the power supply caused by coupling with the output drive signal. This noise could result in degraded power-supply rejection and THD+N.

www.ti.com

The circuit is designed for a  $C_{BYP}$  value of 1  $\mu F$  for best pop performance. The input capacitors should have the same value. A ceramic or tantalum low-ESR capacitor is recommended.

#### **USING LOW-ESR CAPACITORS**

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

#### PRINTED-CIRCUIT BOARD (PCB) LAYOUT

Because the TAS5704 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit board (PCB) should be optimized according to the following guidelines for the best possible performance.

- Decoupling capacitors—The high-frequency 0.1-μF decoupling capacitors should be placed as close to the PVCC, VR\_DIG, and AVCC terminals as possible. The BYPASS capacitor and VCLAMP\_XX capacitors should also be placed as close to the device as possible. Large (220-μF or greater) bulk power-supply decoupling capacitors should be placed near the TAS5704 on the PVCCx terminals. For single-ended operation, a 220 μF capacitor should be placed on each PVCC pin. For Bridge-tied operation, a single 220 μF, capacitor can be shared between A and B or C and D.
- Grounding—The AVCC decoupling capacitor and BYPASS capacitor should each be grounded to analog
  ground (AGND). The PVCCx decoupling capacitors and VCLAMP\_xx capacitors should each be grounded to
  power ground (PGND). Analog ground and power ground should be connected at the thermal pad, which
  should be used as a central ground connection or star ground for the TAS5704.
- Output filter—The reconstruction LC filter should be placed as close to the output terminals as possible for the best EMI performance. The capacitors should be grounded to power ground.
- Thermal pad—The thermal pad must be soldered to the PCB for proper thermal performance, audio
  performance, and optimal reliability. The dimensions of the thermal pad and thermal land are described in the
  mechanical section at the back of the data sheet. See TI Technical Briefs SLMA002 and SLOA120 for more
  information about using the thermal pad. For recommended PCB footprints, see figures at the end of this data
  sheet.

For an example layout, see the TAS5704 Evaluation Module (TAS5704EVM) User Manual, (SLOU189). Both the EVM user manual and the thermal pad application note are available on the TI Web site at http://www.ti.com.

#### **BASIC MEASUREMENT SYSTEM**

This section focuses on methods that use the basic equipment listed below:

- Audio analyzer or spectrum analyzer
- Digital multimeter (DMM)
- Oscilloscope
- Twisted-pair wires
- Signal generator
- Power resistor(s)
- Linear regulated power supply
- · Filter components
- EVM or other complete audio circuit

Figure 31 shows the block diagrams of basic measurement systems for class-AB and class-D amplifiers. A sine wave is normally used as the input signal because it consists of the fundamental frequency only (no other harmonics are present). An analyzer is then connected to the audio power amplifier (APA) output to measure the voltage output. The analyzer must be capable of measuring the entire audio bandwidth. A regulated dc power supply is used to reduce the noise and distortion injected into the APA through the power pins. A System Two™ audio measurement system (AP-II) by Audio Precision™ includes the signal generator and analyzer in one package.



The generator output and amplifier input must be ac-coupled. However, the EVMs already have the ac-coupling capacitors,  $(C_{IN})$ , so no additional coupling is required. The generator output impedance should be low to avoid attenuating the test signal, and is important because the input resistance of APAs is not high. Conversely, the analyzer input impedance should be high. The output resistance,  $R_{OUT}$ , of the APA is normally in the hundreds of milliohms and can be ignored for all but the power-related calculations.

Figure 31(a) shows a class-AB amplifier system. It takes an analog signal input and produces an analog signal output. This amplifier circuit can be directly connected to the AP-II or other analyzer input.

This is not true of the class-D amplifier system shown in Figure 31(b), which requires low-pass filters in most cases in order to measure the audio output waveforms. This is because it takes an analog input signal and converts it into a pulse-width modulated (PWM) output signal that is not accurately processed by some analyzers.




Figure 31. Audio Measurement Systems



#### SE INPUT AND SE OUTPUT (TAS5704 Stereo Configuration)

The SE input and output configuration is used with class-AB amplifiers. A block diagram of a fully SE measurement circuit is shown in Figure 32. SE inputs normally have one input pin per channel. In some cases, two pins are present; one is the signal and the other is ground. SE outputs have one pin driving a load through an output ac-coupling capacitor and the other end of the load is tied to ground. SE inputs and outputs are considered to be unbalanced, meaning one end is tied to ground and the other to an amplifier input/output.

The generator should have unbalanced outputs, and the signal should be referenced to the generator ground for best results. Unbalanced or balanced outputs can be used when floating, but they may create a ground loop that affects the measurement accuracy. The analyzer should have balanced inputs to cancel out any common-mode noise in the measurement.




Figure 32. SE Input—SE Output Measurement Circuit

The following general rules should be followed when connecting to APAs with SE inputs and outputs:

- Use an unbalanced source to supply the input signal.
- Use an analyzer with balanced inputs.
- · Use twisted-pair wire for all connections.
- Use shielding when the system environment is noisy.
- Ensure the cables from the power supply to the APA, and from the APA to the load, can handle the large currents (see Table 6).



#### **DIFFERENTIAL INPUT AND BTL OUTPUT (TAS5704 Mono Configuration)**

Many of the class-D APAs and many class-AB APAs have differential inputs and bridge-tied-load (BTL) outputs. Differential inputs have two input pins per channel and amplify the difference in voltage between the pins. Differential inputs reduce the common-mode noise and distortion of the input circuit. BTL is a term commonly used in audio to describe differential outputs. BTL outputs have two output pins providing voltages that are 180° out of phase. The load is connected between these pins. This has the added benefits of quadrupling the output power to the load and eliminating a dc-blocking capacitor.

A block diagram of the measurement circuit is shown in Figure 33. The differential input is a balanced input, meaning the positive (+) and negative (–) pins have the same impedance to ground. Similarly, the SE output equates to a balanced output.




Figure 33. Differential Input, BTL Output Measurement Circuit

The generator should have balanced outputs, and the signal should be balanced for best results. An unbalanced output can be used, but it may create a ground loop that affects the measurement accuracy. The analyzer must also have balanced inputs for the system to be fully balanced, thereby cancelling out any common-mode noise in the circuit and providing the most accurate measurement.

The following general rules should be followed when connecting to APAs with differential inputs and BTL outputs:

- Use a balanced source to supply the input signal.
- Use an analyzer with balanced inputs.
- Use twisted-pair wire for all connections.
- · Use shielding when the system environment is noisy.
- Ensure that the cables from the power supply to the APA, and from the APA to the load, can handle the large currents (see Table 6).

Table 6 shows the recommended wire size for the power supply and load cables of the APA system. The real concern is the dc or ac power loss that occurs as the current flows through the cable. These recommendations are based on 12-inch (30.5-cm)-long wire with a 20-kHz sine-wave signal at 25°C.

**Table 6. Recommended Minimum Wire Size for Power Cables** 

| P <sub>OUT</sub> (W) | $R_L(\Omega)$ | AWG Size |    | DC POWER LOSS<br>(mW) |     |     | ER LOSS<br>W) |
|----------------------|---------------|----------|----|-----------------------|-----|-----|---------------|
| 10                   | 4             | 18       | 22 | 16                    | 40  | 18  | 42            |
| 2                    | 4             | 18       | 22 | 3.2                   | 8   | 3.7 | 8.5           |
| 1                    | 8             | 22       | 28 | 2                     | 8   | 2.1 | 8.1           |
| < 0.75               | 8             | 22       | 28 | 1.5                   | 6.1 | 1.6 | 6.2           |



#### **REVISION HISTORY**

| Ch | hanges from Original (March 2008) to Revision A                           | Page |
|----|---|------|
| •  | Replaced the Dissipation Ratings table with the Thermal Information table | 8    |





ww.ti.com 24-Jan-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _       | Pins | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|---------|------|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
|                  | (1)    |              | Drawing |      |             | (2)                        |                  | (3)                 |              | (4)               |         |
| TAS5704PAP       | ACTIVE | HTQFP        | PAP     | 64   | 160         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 85      | TAS5704           | Samples |
| TAS5704PAPG4     | ACTIVE | HTQFP        | PAP     | 64   | 160         | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 85      | TAS5704           | Samples |
| TAS5704PAPR      | ACTIVE | HTQFP        | PAP     | 64   | 1000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 85      | TAS5704           | Samples |
| TAS5704PAPRG4    | ACTIVE | HTQFP        | PAP     | 64   | 1000        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-3-260C-168 HR | 0 to 85      | TAS5704           | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

#### PAP (S-PQFP-G64)

#### PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



#### PAP (S-PQFP-G64)

#### PowerPAD™ PLASTIC QUAD FLATPACK



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

#### PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>