TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

TB62600F

64BIT SHIFT REGISTER / LATCH DRIVER

The TB62600F is specifically designed for 64bit Thermal Head drivers. And this IC is monolithic integrated circuits designed to be used together with Bi–CMOS (DMOS) integrated circuit. The devices consist of a 64bit shift register, dual 64bit latches, and 64 output DMOS structures.

FEATURE

- Built-in selection circuit : parallel-in parallel-out (8 × 8) or serial-in parallel-out (1 × 64)
- CMOS compatible inputs
- Open-drain DMOS outputs
- Low steady-state power consumption
- Built-in mono stable multi-viblator for head protection
- Package : QFP100-P-1420C



Weight: 1.6 g (Typ.)

PIN CONNECTION (TOP VIEW)

	DO^	L-GND	RESET	CLOCK	S-OUT	77	90	D5	04	03	22	5	00	2 V	LATCH1	LATCH2	ENABLE	SELECT	L-GND	۵۵	
			<u> </u>	<u> </u>	<u> </u>	Ä		<u> </u>	<u> </u>	<u></u>	<u> </u>	<u> </u>	<u>–</u>	<u> </u>	<u> </u>	Ē		<u></u>	<u>_</u>	<u>_</u>	
NC [1	99	98	9/	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81 80] NC
NC [2		_																	79] ΜΜΥ-ΟυΤ
NC [3	()																78] MMV-C/R
P-GND	4		· َ	/																77] P-GND
OUT63	5																			76	
	6																			75	
OUT61	7																			74] <u>out2</u>
	8																			73] outs
	9																			72] OUT4
	10																			71	
OUT57	11																			70	
OUT56	12																			69] OUT7
P-GND	13																			68	P-GND
OUT55	14																			67	
OUT54	15																			66	
OUT53	16																			65	
OUT52	17																			64] OUT11
OUT51	18																			63] OUT12
	19																			62] OUT13
OUT49	20																			61] OUT14
	21																			60] OUT15
P-GND	22																			59	P-GND
OUT47	23																			58] OUT16
OUT46	24																			57	OUT17
OUT45 [25																			56	0UT18
OUT44	26																			55	OUT19
OUT43	27																			54	OUT20
OUT42	28																			53	0UT21
OUT41	29																			52] OUT22
OUT40	30																			51	OUT23
	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
	GND	JT39	JT38	IT37	JT36	JT35	JT34	JT33	JT32	GND	GND	JT31	JT30	JT 29	JT28	IT27	JT 26	JT 25	IT24	GND	
	4	Ы	Ы	Ы	Ы	Ы	Ы	Ы	Ы	Ā	Ľ.	Ы	Ы	Ы	Ы	Ы	Ы	Ы	Ы	٦ ط	/

BLOCK DIAGRAM



BLOCK DIAGRAM (8 × 8, 1 × 64 shift register)



TIMING WAVEFORM



TERMINAL DESCRIPTION

PIN NAME	PIN No.	FUNCTION
CLOCK	97	Input Terminals for Shift register Clock.
ENABLE	84	"L" : All Outputs "On". Pull-Down Input Terminal.
RESET	98	"L" : Reset shift register and latch. Pull-Down Input Terminal.
D0~D7	88~95	Input Terminals for Output Data. "H" : Output On, "L" : Output Off.
MMV-C/R	78	CR Connection Terminal for CR Timer (MMV)
MMV-OUT	79	Output Terminal for CR Timer (MMV)
OUT0 ~ 63	-	Output Terminals. These are Open Drain Outputs.
SELECT	83	Input Terminal for Input Mode Data. "H" : 8bit Parallel Input Mode, "L" : 1bit Serial Input Mode.
S-OUT	96	Output Terminal for Serial Data "D63".
LATCH1 / LATCH2	86 / 85	Input Terminal for Latch. "H" : Data Throught, "L" : Data Latch.
V _{DD}	81, 100	Supply Voltage Terminal for Control Logic.
L-GND	82, 99	Ground Terminal for Control Logic
P-GND	_	Ground Terminal for Drivers. 10 Terminals.

MMV OPERATION

MMV Output of Q becomes "L" when the MMV / E voltage becomes less than $V_{\rm ref}$ (L) after the first rising edge of Internal Clock.

And becomes "H" when the MMV / E voltage above V_{ref} (H) after re-changing of external capacitance connect to MMV / E. The external capacitance and resistor connect to MMV / E control MMV Output "ON" period. So Output Load is protected from burn-out. It's required enough discharging time (decided by Time period of

Internal Clock) of external capacitance.

(Refer to figure below)



 PULSE WIDTH OF MMV See Below



MAXIMUM RATINGS (Ta = 25°C)

CHARACTI	ERISTIC		SYMBOL	RATING	UNIT	
Supply Voltage	age		V _{DD}	-0.3~7.0	V	
Output Drain-Source	> Voltage		V _{DS}	-0.4~30	V	
Output Current			I _{DS}	130	mA / ch	
Input Current			I _{IN}	±5	mA	
Input Voltage			V _{IN}	-0.3~V _{DD} ± 0.3	V	
Power Dissination	Free Air		Po	1.0	10/	
Fower Dissipation	(Note 1) PO	ЗВ	гD	1.3	vv	
Operating Temperature			T _{opr}	-40~85	°C	
Storage Temperature	e		T _{stg}	-55~150	°C	

Note 1: 60 × 60 × 1.6 mm Cu 24% Glass Epoxy PCB

RECOMMENDED OPERATING CONDITIONS (Ta = -40 \sim 85^{\circ}C, V_{SS} = 0 V)

CHARAC	TERISTIC	SYMBOL	CONI	DITION	MIN	TYP.	MAX	UNIT
Supply Voltage		V _{DD}	-	_	4.5	5	5.5	V
	"H" LEVEL	V _{IH}	—		0.7 V _{DD}	_	V _{DD}	V
input voltage	"L" LEVEL			_	0	_	0.3 V _{DD}	v
Output Drain-Sour	ce Voltage	V _{OUT}	-	—	—	24	V	
			Duty = 100%		—	—	44	
Output Current		IOUT	Duty = 80%	All Output	_	_	49	mA / ch
			Duty = 50%		_	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
External Resistor		R _{EXT}	-	200	_	1000	kΩ	
External Capacitan	ice	C _{EXT}	-	_	100	_	4000	pF
Power Dissipation		PD	-		—	—	0.67	mW

(Ta = −10~80°C, V _{DD} = 4.5~5.5	5 V, V _{SS} = 0 V, "H" = V _{IH} , "L" =V _{IL})	
		_

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST C	ONDITION	MIN	TYP.	MAX	UNIT
		V _{DS1}	—	I _{OUT} = 40 mA, Ta = 25°C		-	0.16	0.32	
Output Voltage	"l " l evel	V _{DS1}	—	I _{OUT} = 40 mA		-	—	0.48	v
		V _{DS2}	—	I _{OUT} = 100 mA	А, Та = 25°С		0.40	0.80	v
		V _{DS2}	—	I _{OUT} = 100 mA	A Contraction of the second se	_	_	1.20	
	"H" Level	I _{OH}	_	S-OUT	V _{OH} = 4.6 V Ta =25°C		0.2	0.5	m۵
Output Current	"L" Level	I _{OL}	_	MMV-OUT	V _{OH} = 0.4 V Ta=25°C		0.2	0.5	mA
Output Resistor		R _{ON}	—	Ta = 25°C			4.00	8.00	Ω
Outout Leakage Ci	urrent	I _{OZ1}	—	— V _{OUT} = 30V, EN = "L", 1bit		-	—	10	Δ.
		I _{OZ2}	—	V _{OUT} = 30V, E		_	100	μ	
Input Current		I _{IN}	—	$V_{IN} = V_{DD}$ or V_{SS}			_	±1	μA
	"H" Level	V _{IH}	_	_		0.7 V _{DD}	_	_	V
input voltage	"L" Level	V _{IL}	-	_		0	_	0.3 VDD	•
Voltage Supervise	r Operating Voltage	V _{VS}	_	—		2.0	-	4.0	V
Supply Current		I _{DD}	—	_				300	μA
		I _{DD1}	_	f _{CLK} = 5MHz, Duty = 50% <u>Data = 1</u> / 2 f _{CLK} , <u>OUTP</u> UT off LATCH = "L", LATCH -Data = "L"			_	5.0	
	Sunen	I _{DD2}	_	f_{CLK} = 1MHz, Duty = 50% Data=1 / 64 f_{CLK} <u>All OUT</u> PUT open LATCH = "H", 1bit ON			_	6.0	
Input Pull-Up Resi	stor	RV _{DD}	—	V _{DD} = 5.0 V, T	150	300	600	kO	
Input Pull-Down R	esistor	RV _{SS}	_	V _{DD} = 5.0 V, T	a = 25°C	150	300	600	N12
Internal Clock Free	quency	f _{int}	_	V _{DD} = 5.0 V, Ta = 25°C		400	800	_	kHz

RECOMMENDED TIMING CONDITIONS (Ta = $-40 \sim 85^{\circ}$ C, V_{DD} = $4.5 \sim 5.5$ V, V_{SS} = 0 V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Pulse Width	t _{w CLK}	—	50	_	_	ns
Enable Pulse Width	t _{w EN}	—	0.5	—	—	μs
Latch Pulse Width	t _{w LAT}	—	50	—	—	ns
Clear Pulse Width	t _{w CLR}	—	80	—	—	ns
Data Set up Time	t _{setup}	—	37	50	—	ns
Data Hold Time	t _{hold}	—	50	—	—	ns

SWITCHING CHARACTERISTICS (Ta = 25°C, V_{DD} = 5 V, V_{OUT} = 26 V, R_1 = 650 Ω , C_L = 15 pF)

CHARACTERIS	STIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
	CLK-Outn		MMV-C / R = "L"	—	_	1000	
Pronagation Delay Time	R - Outn		MMV-C / R = "L"	_	_	1000	
Propagation Delay Time	LAT1 - Outn	t _{ol H}	MMV-C / R = "L"	_	_	1000	ns
(Low-to-high)	LAT2 - Outn	p=	MMV-C / R = "L"	_	_	1000	
	EN- Outn		R = 750 kΩ, C = 2600 pF,Ta = 25°C	_	IIN TYP. MA — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 100 — — 200 — — 200 — — 50 — 200 50 — 200 50 — 200 — 1 3 5	2500	
	CLK- Outn		MMV-C / R = "L"	_	_	1000	-
Propagation Dolay Time	LAT1 - Outn		MMV-C / R = "L"	_	_	1000	
(High-to-Low)	LAT2 - Outn	t _{pHL}	MMV-C / R = "L"	_	_	1000	ns
(),	EN- Out _n		R = 750 kΩ, C = 2600 pF,Ta = 25°C	_	_	2500	
Set Up Time	CLK-LATn	t _{setup (L)}	—	_	70	120	
	CLK-S-IN	t _{setup (D)}	—	_	_	30	20
Hold Time	CLK-LATn	t _{hold (L)}	—	-	_	0	113
	CLK-S-IN	t _{hold (D)}	—		_	20	
Clock Pulse Width		t _{w CLK}	—	—	—	50	ns
Latch Pulse Width		t _{w LATn}	_	_	_	50	ns
Reset Pulse Width		t _w R	_	—	_	50	ns
Enable Pulse Width		t _{w EN}	_	—	_	400	ns
Output Rise Time		tor	OUTn	—	200	500	ns
Output Fall Time		t _{of}	OUTn	—	200	500	ns
Maximum Clock Frequency	ý	f _{MAX}	Duty = 50%	10	15	_	
Voltage Superviser Operat	ing Pulse Width	t _{w VS}	$V_{DD (H)}$ = 5 V, $V_{DD (L)}$ = 2 V	—	200	_	
MMV Reset Time		t _{MMV}	R = 750 kΩ, C = 2600 pF,Ta = 25°C	1	3	5	

EQUIVALENT OF INPUTS AND OUTPUT CIRCUIT

1. CLOCK, SELECT





2. ENABLE, LATCH1, LATCH2, RESET, D0~7

3. OUTn







5. S-OUT, MMV-OUT



PRECAUTIONS for USING

This IC does not integrate protection circuits such as overcurrent and overvoltage protectors.

Thus, if excess current or voltage is applied to the IC, the IC may be damaged. Please design the IC so that excess current or voltage will not be applied to the IC.

Utmost care is necessary in the design of the output line, V_{CC} (V_{DD}) and GND (L–GND, P–GND) line since IC may be destroyed due to short–circuit between outputs, air contamination fault, or fault by improper grounding.



PACKAGE DIMENSIONS

QFP100-P-1420-0.65C

Unit: mm



Weight: 1.6 g (Typ.)

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.