## AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS

## FEATURES

- First Monolithic Chopper-Stabilized Amplifier With On-Chip Nulling Capacitors
- Offset Voltage $\qquad$ $5 \mu \mathrm{~V}$
- Offset Voltage Drift ................................. $0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Supply Current $350 \mu \mathrm{~A}$
■ High Common-Mode Rejection .................... 116dB
- Single Supply Operation 4.5 V to 16 V
- High Slew Rate $2.5 \mathrm{~V} / \mu \mathrm{sec}$
- Wide Bandwidth .1.5MHz
- High Open-Loop Voltage Gain ( $R_{L}=10 \mathrm{k} \Omega$ ) 120dB
- Low Input Voltage Noise ( 0.1 Hz to 1 Hz ) $\qquad$ $0.65 \mu \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$
- Pin Compatible With ICL7650
- Lower System Parts Count

ORDERING INFORMATION

| Part No. | Package | Temperature <br> Range | Maximum <br> Offset <br> Voltage |
| :--- | :--- | :--- | :---: |
| TC911ACOA | 8-Pin SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V}$ |
| TC911ACPA | 8-Pin <br> Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~V}$ |
| TC911BCOA | 8-Pin SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $30 \mu \mathrm{~V}$ |
| TC911BCPA | 8-Pin <br> Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $30 \mu \mathrm{~V}$ |

FUNCTIONAL BLOCK DIAGRAM

## GENERAL DESCRIPTION

The TC911 CMOS auto-zeroed operational amplifier is the first complete monolithic chopper-stabilized amplifier. Chopper operational amplifiers like the ICL7650/7652 and LTC1052 require user-supplied, external offset compensation storage capacitors. External capacitors are not required with the TC911. Just as easy to use as the conventional OP07 type amplifier, the TC911 significantly reduces offset voltage errors. Pinout matches the OP07/ 741/7650 8-pin mini-DIP configuration.

Several system benefits arise by eliminating the external chopper capacitors: lower system parts count, reduced assembly time and cost, greater system reliability, reduced PC board layout effort and greater board area utilization. Space savings can be significant in multiple-amplifier designs.

Electrical specifications include $15 \mu \mathrm{~V}$ maximum offset voltage, $0.15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum offset voltage temperature coefficient. Offset voltage error is five times lower than the premium OP07E bipolar device. The TC911 improves offset drift performance by eight times.

The TC911 operates from dual or single power supplies. Supply current is typically $350 \mu \mathrm{~A}$. Single 4.5 V to 16 V supply operation is possible, making single 9 V battery operation possible. The TC911 is available in 2 package types: 8 -pin plastic DIP and SOIC.

PIN CONFIGURATION (SOIC and DIP)



[^0]
# AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS 

TC911A
TC911/B

## ABSOLUTE MAXIMUM RATINGS*

| Total Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ ) ............................ +18 V Input Voltage ......................... ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) to ( $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ ) |
| :---: |
|  |  |
|  |
| While Operating ......................................... 100 |
| Storage Temperature Range ........................................ $5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) ................ $+300^{\circ} \mathrm{C}$ |
| Operating Temperature Range |
|  |

Package Power Dissipation ( $\mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ )
Plastic DIP
730 mW
Plastic SOIC ................................................. 470 mW
*Static-sensitive device. Unused devices should be stored in conductive material. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied.

ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise indicated.

| Symbol | Parameter | Test Conditions | TC911A |  |  | TC911B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Vos | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 5 | 15 | - | 15 | 30 | $\mu \mathrm{V}$ |
| $\mathrm{TCV}_{\text {OS }}$ | Average Temperature Coefficient of Input Offset Voltage | $\begin{aligned} & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \text { (Note 1) } \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | - | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.25 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{IB}_{B}$ | Average Input Bias Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | — | - | $\begin{gathered} 70 \\ 3 \\ 4 \end{gathered}$ | - | - | $\begin{gathered} 120 \\ 4 \\ 6 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| los | Average Input Offset Current | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | - | $5$ | $\begin{gathered} 20 \\ 1 \end{gathered}$ | - | 10 | $\begin{gathered} 40 \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| $\mathrm{e}_{\mathrm{N}}$ | Input Voltage Noise | $\begin{aligned} & 0.1 \text { to } 1 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}} \leq 100 \Omega \\ & 0.1 \text { to } 10 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}} \leq 100 \Omega \end{aligned}$ | - | $\begin{gathered} 0.65 \\ 11 \end{gathered}$ | — | - | $\begin{gathered} 0.65 \\ 11 \end{gathered}$ | — | $\begin{aligned} & \mu \mathrm{V}_{\text {P-P }} \\ & \mu \mathrm{V}_{\text {P-P }} \end{aligned}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}_{\mathrm{DD}}-2.2$ | 110 | 116 | - | 105 | 110 | - | dB |
| CMVR | Common-Mode Voltage Range |  | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}-2$ | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}-2$ | V |
| $\overline{\mathrm{AOL}}$ | Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | 115 | 120 | - | 110 | 120 | - | dB |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{SS}}+0.3$ | - | $\mathrm{V}_{\mathrm{DD}}-0.9$ | $\mathrm{V}_{S S}+0.3$ | - | $\mathrm{V}_{\mathrm{DD}}-0.9$ | V |
| BW | Closed Loop Bandwidth | Closed Loop Gain = +1 | - | 1.5 | - | - | 1.5 | - | MHz |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 2.5 | - | - | 2.5 | - | V/ $/$ sec |
| PSRR | Power Supply Rejection Ratio | $\pm 3.3 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 112 | - | - | 105 | - | - | dB |
| $\mathrm{V}_{\mathrm{S}}$ | Operating Supply <br> Voltage Range | Split Supply Single Supply | $\begin{gathered} \pm 3.3 \\ 6.5 \end{gathered}$ | - | $\begin{aligned} & \pm 8 \\ & 16 \end{aligned}$ | $\begin{gathered} \pm 3.3 \\ 6.5 \end{gathered}$ | - | $\begin{aligned} & \pm 8 \\ & 16 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Is | Quiescent Supply Current | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | - | 350 | 600 | - | - | 800 | $\mu \mathrm{A}$ |

NOTES: 1. Characterized; not $100 \%$ tested.

## TYPICAL CHARACTERISTICS



## AUTO-ZEROED MONOLITHIC OPERATIONAL AMPLIFIERS

## TC911A <br> TC911/B

## Pin Compatibility

The CMOS TC911 is pin compatible with the industry standard ICL7650 chopper-stabilized amplifier. The ICL7650 must use external $0.1 \mu \mathrm{~F}$ capacitors connected at pins 1 and 8. With the TC911, external offset voltage error canceling capacitors are not required. On the TC911 pins 1, 8 and 5 are not connected internally. The ICL7650 uses pin 5 as an optional output clamp connection. External chopper capacitors and clamp connections are not necessary with the TC911. External circuits connected to pins 1, 8 and 5 will have no effect. The TC911 can be quickly evaluated in existing ICL7650 designs. Since external capacitors are not required, system part count, assembly time, and total system cost are reduced. Reliability is increased and PC board layout eased by having the error storage capacitors integrated on the TC911 chip.

The TC911 pinout matches many existing op-amps: 741, LM101, LM108, OP05-OP08, OP-20, OP-21, ICL7650 and ICL7652. In many applications operating from +5 V supplies the TC911 offers superior electrical performance and can be a functional pin-compatible replacement. Offset voltage correction potentiometers, compensation capacitors, and chopper-stabilization capacitors can be removed when retrofitting existing equipment designs.

## Thermocouple Errors

Heating one joint of a loop made from two different metallic wires causes current flow. This is known as the Seebeck effect. By breaking the loop, an open circuit voltage


Figure 1. Unwanted Thermocouple Errors Eliminated by Reducing Thermal Gradients and Balancing Junctions
(Seebeck voltage) can be measured. Junction temperature and metal type determine the magnitude. Typical values are $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ to $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. Thermal-induced voltages can be many times larger than the TC911 offset voltage drift. Unless unwanted thermocouple potentials can be controlled, system performance will be less than optimum.

Unwanted thermocouple junctions are created when leads are soldered or sockets/connectors are used. Low thermo-electric coefficient solder can reduce errors. A 60\% $\mathrm{Sn} / 36 \% \mathrm{~Pb}$ solder has $1 / 10$ the thermal voltage of common $64 \% \mathrm{Sn} / 36 \% \mathrm{~Pb}$ solder at a copper junction.

The number and type of dissimilar metallic junctions in the input circuit loop should be balanced. If the junctions are kept at the same temperature, their summation will add to zero-canceling errors (Figure 1).

Shielding precision analog circuits from air currents especially those caused by power dissipating components and fans - will minimize temperature gradients and ther-mocouple-induced errors.

## Avoiding Latch-Up

Junction-isolated CMOS circuits inherently contain a parasitic p-n-p-n transistor circuit. Voltages exceeding the supplies by 0.3 V should not be applied to the device pins. Larger voltages can turn the $p-n-p-n$ device on, causing excessive device power supply current and excessive power dissipation. TC911 power supplies should be established at the same time or before input signals are applied. If this is not possible input current should be limited to 0.1 mA to avoid triggering the $p-n-p-n$ structure.

## Overload Recovery

The TC911 recovers quickly from the output saturation. Typical recovery time from positive output saturation is 20 msec . Negative output saturation recovery time is typically 5 msec .

## TYPICAL APPLICATIONS



Programmable Gain Amplifier With Input Multiplexer


IC1a, b, = Quad Analog Switch

TC911A
TC911/B

## PACKAGE DIMENSIONS



8-Pin SOIC


## Sales Offices

TelCom Semiconductor H.K. Ltd.
10 Sam Chuk Street, Ground Floor
San Po Kong
Kowloon
Hong Kong
TEL: 852-2324-0122
FAX: 852-2354-9957


[^0]:    TC911/A/B-7 9/11/96 TelCom Semiconductor reserves the right to make changes in the circuitry and specifications of its devices.

