TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT   SILICON MONOLITHIC

T C 9 4 0 4 F N

Σ-Δ MODULATION SYSTEM DA CONVERTER WITH ANALOG FILTER

TC9404FN is a 2'nd order Σ-Δ modulation system 1-bit DA converter incorporating an 8-times over sampling digital filter and analog filter developed for digital audio equipment.
Because the IC includes an analog filter, it can output a direct analog waveform, thus reducing the size and cost of the DA converter.

SSOP24-P-300-0.65A

Weight : 0.14 g (Typ.)

FEATURES

● Built-in 8-times over sampling digital filter

● Low-voltage operates (2.7~5.5 V) possible

● Built-in digital de-emphasis filter

● In serial mode, output amplitude can be set in 128 steps of resolution using microcontroller command.

● In parallel mode, soft mute can beset for the output signal in 64 steps in 20 ms.

● Built-in LR common digital zero detection output circuit

● Over sampling ratio (OSR) of Σ-Δ modulation circuit is 192 fs

● Support double speed operation

● Sampling frequency : 44.1 kHz, 32 kHz, 48 kHz

● Built-in 3'rd order analog filter

● The digital filter and DA converter characteristics are as follows :

DIGITAL FILTER (fs = 44.1 kHz)

|	DIGITAL FILTER	PASS-BAND RIPPLE	TRANSIENT BAND WIDTH	STOP BAND SUPPRESSION
Standard Operation	8 fs	± 0.11 dB	20 k~24.1 kHz	− 26 dB or less
Double Speed Operation	8 fs	± 0.11 dB	20 k~24.1 kHz	− 26 dB or less

DA CONVERTER (V_{DD} = 5 V)

	OSR	NOISE DISTORTION	S / N
Standard Operation	192 fs	− 85 dB (Typ.)	96 dB (Typ.)
Double Speed Operation	96 fs	− 85 dB (Typ.)	86 dB (Typ.)

PIN CONNECTION

V_{DD}	1	24	LRCK
T1	2	23	BCK
$P/\overline{S}$	3	22	DATA
V_{DA}	4	21	$\overline{HS}$
RO	5	20	ATT (SM)
GNDA	6	19	SHIFT (EMP)
VR	7	18	LATCH (BS)
GNDA	8	17	V_{DX}
LO	9	16	XO
V_{DA}	10	15	XI
ZD	11	14	GNDX
GNDD	12	13	MCK

BLOCK DIAGRAM

PIN FUNCTION

PIN No.	SYMBOL	I / O	FUNCTION	REMARKS
1	V_{DD}	—	Digital block power supply pin.	
2	T1	I	Test pin. Always set to "Low" level.	
3	P / $\overline{S}$	I	Parallel / serial mode select pin.	
4	V_{DA}	—	Analog power supply pin.	
5	RO	O	Right channel analog signal output pin.	
6	GNDA	—	Analog GND pin.	
7	VR	—	Reference voltage pin.	
8	GNDA	—	Analog GND pin.	
9	LO	O	Left channel analog signal output pin.	
10	V_{DA}	—	Analog power supply pin.	
11	ZD	O	Digital zero detection output pin.	
12	GNDD	—	Digital GND pin.	
13	MCK	O	System clock output pin.	
14	GNDX	—	Crystal oscillator GND pin.	
15	XI	I	Crystal oscillator connecting pin. Generates the clock required by the system.	
16	XO	O		
17	V_{DX}	—	Crystal oscillator power supply pin.	
18	LATCH (BS)	I	Serial mode : Data latch signal input pin. Parallel mode : De-emphasis filter mode select pin.	SHUMITT INPUT
19	SHIFT (EMP)	I	Serial mode : Shift clock input pin. Parallel mode : De-emphasis filter control pin.	SHUMITT INPUT
20	ATT (SM)	I	Serial mode : Data input pin. Parallel mode : Soft mute control pin.	SHUMITT INPUT
21	$\overline{HS}$	I	Standard / double speed operation mode switching pin. Standard operation at "H", double speed operation at "L".	
22	DATA	I	Audio data input pin.	
23	BCK	I	Bit clock input pin.	
24	LRCK	I	LR clock input pin.	

DESCRIPTION OF BLOCK OPERATIONS

1. Crystal Oscillator Circuit and Timing Generator

   The clock required for internal operations is generated by connecting a crystal and condensers as shown in the diagram below.
   The IC will also operate when a system clock is input from an external source through the XI pin (pin 15). However, in this situation, due consideration must be given to the fact that waveform characteristics, such as jitter and rising / falling characteristics of the system clock, significantly affect the DA converter's noise distortion and the S / N ratio.

   Use a crystal with a low CI value and favorable start-up characteristics.

   Fig. 1   Crystal Oscillation Circuit Configuration (when in the 384 fs mode)

   The timing generator generates the clocks and process timing signals required for such functions as digital filtering and de-emphasis filtering.

2. Data Input Circuit

   DATA and the LRCK are loaded to the LSI internal shift registers on the BCK signal rising edge. It is consequently necessary for the DATA and LRCK signals to be synchronized and input on the BCK signal falling edge as indicated in the timing example below. Also, as DATA has been designed so that the 16 bits before the change point of LRCK are regarded as valid data, the data must be input with Right-justified mode when the BCK is 48 fs or 64 fs, as shown in Fig.2b.


Fig.2a Example of Input Timing Chart

Fig.2b Example of Input Timing Chart

3. Digital filter

The 8-times oversampling IIR digital filter eliminates the noise returned from outside the bandwidth during standard and double speed operations.

Table-1 Basic Characteristics of Digital Filter

	PASS-BAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard operation	±0.11 dB	20.0 k~24.1 kHz	−26 dB or less
Double speed operation	±0.11 dB	20.0 k~24.1 kHz	−26 dB or less

The characteristics of the digital filter frequencies are shown below.

Fig.3   Digital filter frequency characteristics (fs = 44.1 kHz)

4. De-emphasis filter

The built-in digital de-emphasis circuit is available for three kind of sampling frequency, fs of 32 kHz, 44.1 kHz, and 48 kHz. These setting controlled in the parallel mode (P/$\overline{S}$ = "H") with the LATCH (BS) pin (pin 18) and SHIFT (EMP) pin (pin 19).
This is set in the serial mode (P/$\overline{S}$ = "L") with a microcontroller or other equipment. (Refer to 9-2 Microcontroller setting mode for further details on serial mode settings.)

Table-2 De-emphasis Filter Setting (when in the parallel mode)

| LATCH (BS)	H	H	L	L	
SHIFT (EMP)	H	L	H	L	
MODE (fs SELECT)	32	48	44.1	OFF	(kHz)

The digitalization of the de-emphasis filter eliminates the need for such external components as resistors, condensers and analog switches. In addition to this, the coefficients are aligned to reduce error in the de-emphasis filter characteristics.
The filter structure and characteristics are shown below.

Transfer function : $H(Z) = \dfrac{(b_0 + b_1 Z^{-1})}{(1 - a_1 Z^{-1})}$

$T_1 = 50\,\mu s,\ T_2 = 15\,\mu s$

Fig.4 IIR Digital De-emphasis Filter

Fig.5 Filter Characteristics

5. DA conversion circuit

The IC incorporates a 2'nd Σ-Δ modulation DA converter for two channels (simultaneous output type). The internal structure of this is shown in Fig.6.

2'nd Σ-Δ converter : $Y(Z) = X(Z) + (1 - Z^{-1})^2 Q(Z)$

Fig.6. Σ-Δ modulation DA converter

The Σ-Δ modulation clock has been designed to operate at 192 fs. The noise shaping characteristics are shown in Fig.7.

Fig.7 Noise Shaping Characteristics

6. Data output circuit

The output circuit is equipped with a 3'rd analog low-pass filter. This enables direct analog signals to be acquired from the IC's RO (pin 5) and LO (pin 9) output pins.


Fig.8　Analog Filter Circuit

7. Soft mute circuit

The IC is equipped with a soft mute function, and this enables a soft mute to be set for the DA converter output by switching the SM pin (pin 18) from the "L" level to the "H" level when in the parallel mode (P / $\overline{S}$ = "H"). The soft mute's ON / OFF function and the DA converter output are shown in Fig.9.

The Soft mute ON / OFF control function is disabled during level transition.



Fig.9　Changes in The Soft Mute DA Converter Output Level

8. Common left channel / right channel digital zero data detection output circuit

The IC is equipped with a common left channel / right channel digital zero data detection output circuit, and the ZD pin (pin 11) is switched from "L" to "H" when data for both the left channel and the right channel becomes zero data for approximately 350 ms or longer.
This is fixed at "L" when the data for the left channel and right channel is not zero data.

9. Description of internal control signals

The P / $\overline{S}$ pin can be used to switch between the parallel mode (P / $\overline{S}$ pin = "H" in DC setting mode) and the serial mode (P / $\overline{S}$ pin = "L" with the microcontroller interface function).

9-1   Parallel mode (P / $\overline{S}$ = "H" : DC setting mode)

Pins 18, 19 and 20 are used as the mode setting pins shown in the table below when in the parallel mode.

Table-3   Pin names at the parallel mode

PIN No.	PIN NAME	FUNCTION
18	BS	De-emphasis filter mode select pin
19	EMP	De-emphasis filter control pin
20	SM	Soft mute control pin

9-2   Serial mode (P / $\overline{S}$ = "L" : Microcontroller setting mode)

It is possible to make the various settings with a microcontroller when in the serial mode.
Pins 18, 19 and 20 are used as the command input pins shown in the table below when in the serial mode.

Table-4   Pin names at the serial mode

PIN No.	PIN NAME	FUNCTION
18	LATCH	Data latch signal input pin
19	SHIFT	Shift clock signal input pin
20	ATT	Data input pin

The LATCH signals and ATT signals are loaded to the LSI internal shift registers on the SHIFT signal rising edge. It is consequently necessary for the data input from the ATT pin on the shift signal rising edge to be valid as indicated in the timing example in Fig.10. It is also necessary for the LATCH pulse to rise at least 1.5μs after the final clock rising edge input from the SHIFT pin. Operating the shift clock with LATCH low destabilizes the internal state, which may lead to malfunctions, so it must therefore be set to the low level after loading D7 to the register.

A = 1.5 μs or higher, B = 1.5 μs or higher

Fig.10 Example of data setting timing in the serial mode

The various control settings when in the serial mode are shown in the table below.
Ensure that all control bits are set when the power supply is turned on.

Table-5 Serial mode control settings

SERIAL INPUT DATA	CONTROL SIGNAL	
	0	1
D7		
D6	AT6	μBS
D5	AT5	μEMP
D4	AT4	—
D3	AT3	—
D2	AT2	—
D1	AT1	—
D0	AT0	—

AT0~6　　: Attenuation level setting
μBS　　　: De-emphasis mode select
μEMP　　: De-emphasis ON / OF switch

① Digital attenuator

The digital attenuation command is enabled when D7 = "L". The attenuation data can be set in 128 different ways. The relationship with the command's output is shown below.

Table-6 Attenuation data / audio data output

ATTENUATION DATA D6~D0	AUDIO OUTPUT
7F (HEX) 7E (HEX) ⋮ 01 (HEX)	− 0.000 dB − 0.069 dB ⋮ − 42.076 dB
00 (HEX)	− ∞

01 (HEX) to 7E (HEX): The attenuation value is obtained with the following equation.
  $ATT = 20 \log (\text{input data} / 127)\, dB$
Example : In case of attenuator = 7 A
  $ATT = 20 \log (122 / 127)\, dB = -0.349\, dB$

② Digital De-emphasis filter

The Digital De-emphasis setting mode is enabled when D7 = "H".

Controlled with μEMP and μBS signal.

Table-7 Digital De-emphasis filter setting

μBS	H	H	L	L
μEMP	H	L	H	L
MODE	32	48	44.1	OFF

(kHz)

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$-0.3\sim6.0$	V
	V_{DA}	$-0.3\sim6.0$	
	V_{DX}	$-0.3\sim6.0$	
Input Voltage	V_{in}	$-0.3\sim V_{DD}+0.3$	V
Power Dissipation	P_D	200	mW
Operating Temperature	T_{opr}	$-35\sim85$	°C
Storage Temperature	T_{stg}	$-55\sim150$	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, $V_{DD} = V_{DX} = V_{DA} = 5$ V)
DC CHARACTERISTICS

CHARACTERISTICS		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Supply Voltage (1)		V_{DD}	—	Ta = $-35\sim85$°C	4.5	5.0	5.5	V
		V_{DX}			4.5	5.0	5.5	
		V_{DA}			4.5	5.0	5.5	
Operating Supply Voltage (2)		V_{DD}	—	Ta = $-15\sim55$°C (Operation frequency $12\,\mathrm{MHz} \leqq f_{opr} \leqq 18.5\,\mathrm{MHz}$)	2.7	3.0	5.5	V
		V_{DX}			2.7	3.0	5.5	
		V_{DA}			2.7	3.0	5.5	
Power Dissipation		I_{DD}	—	XI = 16.9 MHz	—	12	20	mA
Input Voltage	"H" Level	V_{IH}	—		$V_{DD} \times 0.7$	—	V_{DD}	V
	"L" Level	V_{IL}			0	—	$V_{DD} \times 0.3$	
Input Current	"H" Level	I_{IH}	—		-10	—	10	μA
	"L" Level	I_{IL}						

AC CHARACTERISTICS (Over-sampling ratio = 192 fs)

CHARACTERISTICS	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Table Harmonic Distortion + Noise 1	THD + N1	1	1 kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0\,V$	—	− 85	− 80	dB
Table Harmonic Distortion + Noise 2	THD + N2	1	1 kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0\,V$	—	− 85	− 78	dB
S / N Ratio	S / N	1		88	96	—	dB
Dynamic Range	DR	1	1 kHz Sine wave, − 60 dB input conversion	90	95	—	dB
Cross-talk	CT	1	1 kHz Sine wave, full-scale input	—	− 95	− 90	dB
Analog Output Level 1	Aout 1	1	1 kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0\,V$	—	1250	—	mV$_{rms}$
Analog Output Level 2	Aout 2	1	1kHz Sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 3.0\,V$	—	750	—	mV$_{rms}$
Operating Frequency	f$_{opr}$	—	$V_{DD} = V_{DA} = V_{DX} \geqq 4.5\,V$	10	16.9344	18.5	MHz
Input Frequency	f$_{LR}$	—	LRCK duty cycle = 50%	30	44.1	100	kHz
	f$_{BCK}$		BCK duty cycle = 50%	0.96	2.1168	4.3	MHz
Rise Time	t$_r$	—	LRCK, BCK (10%~90%)	—	—	15	ns
Fall Time	t$_f$			—	—	15	ns
Delay Time	t$_d$	—	BCK ⌐L Edge → LRCK, DATA	—	—	40	ns

● **TEST CIRCUIT-1** : With the use of a sample application circuit

SG   :   ANRITSU MG-22A or equivalent
LPF   :   SHIBASOKU 725C built-in Filter
Distortion Factor Gauge :   SHIBASOKU 725C or equivalent

MEASURING ITEM	DISTORTION FACTOR GAUGE FILTER SETTING A WEIGHT
THD + N, CT	OFF
S / N, DR	ON

A weight : IEC-A or equivalent

● **AC CHARACTERISTICS STIPULATED POINT** (Input signal stipulation : LRCK, BCK, DATA)

APPLICATION CIRCUIT

PACKAGE DIMENSIONS

SSOP24-P-300-0.65A

Weight : 0.14 g (Typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA