


TV VERTICAL DEFLECTION SYSTEM


- SYNCHRONIZATION CIRCUIT
- OSCILLATOR AND RAMP GENERATOR
- HIGH POWER GAIN AMPLIFIER
- FLYBACK GENERATOR
- VOLTAGE REGULATOR




DESCRIPTION

The TDA1170S is a monolithic integrated circuit in a 12-lead quad in-line plastic package. It is intended for use in black and white and colour TV receivers.

CONNECTION DIAGRAM



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_S	Supply Voltage at Pin 2	35	V
V_4, V_5	Flyback Peak Voltage	60	V
V_{I0}	Power Amplifier Input Voltage	+ 10 - 0.5	V
I_o	Output Peak Current (non repetitive) at $t = 2$ msec	2	A
I_o	Output Peak Current at $f = 50$ Hz $t \leq 10$ μ sec	2.5	A
I_o	Output Peak Current at $f = 50$ Hz $t > 10$ μ sec	1.5	A
I_3	Pin 3 DC Current at $V_4 < V_2$	100	mA
I_3	Pin 3 Peak to Peak Flyback Current for $f = 50$ Hz, $t_{fly} \leq 1.5$ msec	1.8	A
I_8	Pin 8 Current	± 20	mA
P_{Tot}	Power Dissipation : at $T_{tab} = 90$ °C at $T_{amb} = 80$ °C	5 1	W W
T_{stg}, T_j	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

			TDA1170S	TDA1170SH
$R_{th j-tab}$	Thermal Resistance Junction-tab	Max	12°C/W	10°C/W
$R_{th j-amb}$	Thermal Resistance Junction-ambient	Max	70°C/W(°)	80°C/W

(°) Obtained with tabs soldered to printed circuit with minimized copper area.

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (refer to the test circuits, $V_s = 35\text{ V}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$, unless otherwise specified)

DC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_2	Pin 2 Quiescent Current	$I_3 = 0$		7	14	mA	1b
I_5	Pin 5 Quiescent Current	$I_4 = 0$		8	15	mA	1b
$-I_9$	Oscillator Bias Current	$V_9 = 1\text{ V}$		0.1	1	μA	1a
$-I_{10}$	Amplifier Input Bias Current	$V_{10} = 1\text{ V}$		0.1	1	μA	1b
$-I_{12}$	Ramp Generator Bias Current	$V_{12} = 0$		0.02	0.3	μA	1a
$-I_{12}$	Ramp Generator Current	$I_7 = 20\text{ }\mu\text{A}$ $V_{12} = 0$	19	20	24	μA	1b
$\frac{\Delta I_{12}}{I_{12}}$	Ramp Generator Non-linearity	$\Delta V_{12} = 0\text{ to }12\text{ V}$ $I_7 = 20\text{ }\mu\text{A}$		0.2	1	%	1b
V_s	Supply Voltage Range		10		36	V	-
V_1	Pin 1 Saturation Voltage to Ground	$I_1 = 1\text{ mA}$		1	1.4	V	-
V_3	Pin 3 Saturation Voltage to Ground	$I_3 = 10\text{ mA}$		1.7	2.6	V	1a
V_4	Quiescent Output Voltage	$V_s = 10\text{ V}$ $R_1 = 10\text{ K}\Omega$ $R_2 = 10\text{ K}\Omega$	4.1	4.4	4.75	V	1a
		$V_s = 35\text{ V}$ $R_1 = 30\text{ K}\Omega$ $R_2 = 10\text{ K}\Omega$	8.3	8.8	9.45	V	1a
V_{4L}	Output Saturation Voltage to Ground	$-I_4 = 0.1\text{ A}$		0.9	1.2	V	1c
		$-I_4 = 0.8\text{ A}$		1.9	2.3	V	1c
V_{4H}	Output Saturation Voltage to Supply	$I_4 = 0.1\text{ A}$		1.4	2.1	V	1d
		$I_4 = 0.8\text{ A}$		2.8	3.2	V	1d
V_6	Regulated Voltage at Pin 6		6.1	6.5	6.9	V	1b
V_7	Regulated Voltage at Pin 7	$I_7 = 20\text{ }\mu\text{A}$	6.2	6.6	7	V	1b
$\frac{\Delta V_6}{\Delta V_s}, \frac{\Delta V_7}{\Delta V_s}$	Regulated Voltage Drift with Supply Voltage	$\Delta V_s = 10\text{ to }35\text{ V}$		1		mV/V	1b
V_{10}	Amplifier Input Reference Voltage		2.07	2.2	2.3	V	-
R_8	Pin 8 Input Resistance	$V_8 \leq 0.4\text{ V}$	1			$\text{M}\Omega$	1a

Figure 1 : DC Test Circuit.

Figure 1a.




Figure 1b.




Figure 1c.





Figure 1d.



AC CHARACTERISTICS (refer to the test circuit, $V_s = 25\text{ V}$; $f = 50\text{ Hz}$; $T_{\text{amb}} = 25\text{ }^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_s	Supply Current	$I_y = 1\text{ App}$		140		mA	2
I_B	Sync. Input Current (positive or negative)		500			μA	2
V_4	Flyback Voltage	$I_y = 1\text{ App}$		51		V	2
V_9	Peak to Peak Oscillator Sawtooth Voltage			2.4		V	2
t_{ly}	Flyback Time	$I_y = 1\text{ App}$		0.7		ms	2
f_o	Free Running Frequency	$(P_1 + R_1) = 300\text{ K}\Omega$ $C_2 = 0.1\text{ }\mu\text{F}$		42.2		Hz	2
		$(P_1 + R_1) = 260\text{ K}\Omega$ $C_2 = 0.1\text{ }\mu\text{F}$		52 48.5		Hz	2
Δf	Synchronization Range	$I_B = 0.5\text{ mA}$	14			Hz	2
$\frac{\Delta f}{\Delta V_s}$	Frequency Drift with Supply Voltage	$V_s = 10\text{ to }35\text{ V}$		0.005		Hz/V	2
$\frac{\Delta f}{\Delta T_{\text{tab}}}$	Frequency Drift with Tab Temperature	$T_{\text{tab}} = 40\text{ to }120\text{ }^\circ\text{C}$		0.01		Hz/ $^\circ\text{C}$	2

Figure 2 : AC Test Circuit.





Figure 3 : Typical Application Circuit for Large Screen B/W TV SET ($R_y = 10 \Omega$, $L_y = 20 \text{ mH}$, $I_y = 1 \text{ App}$).



TYPICAL PERFORMANCE

Symbol	Parameter	Value	Unit
V_s	Operating Supply Voltage	22	V
I_s	Supply Current	145	mA
t_{fly}	Flyback Time	0.7	ms
P_{tot}	TDA 1170S Power Dissipation	2.3	W
I_y	Maximum Scanning Current (peak to peak)	1.2	A

For safe working up to $T_{amb} = 60 \text{ }^\circ\text{C}$ a heatsink of $R_{th} = 14 \text{ }^\circ\text{C/W}$ is required.

TDA1170S

The junction to ambient thermal resistance of the TDA 1170S can be reduced by soldering the tabs to a suitable copper area of the printed circuit board (fig. 4) or to an external heatsink (fig. 5).

The diagram of fig. 6 shows the maximum dissippable power P_{lot} and the $R_{thj-amb}$ as a function of the side "s" of two equal square copper areas having a thickness of $35\ \mu$ (1.4 mil).

Figure 4 :Example of P.C. Board Copper Area is Used as Heatsink.




Figure 5 : Example of TDA 1170S with External Heatsink.




Figure 6 : Maximum Power Dissipation and Junction-ambient Thermal Resistance vs. "S".




Figure 7 : Maximum Allowable Power Dissipation Versus Ambient Temperature.




Figure 8 : Maximum Allowable Power Dissipation Versus Ambient Temperature.

