### INTEGRATED CIRCUITS

## DATA SHEET

### TDA1311A Stereo Continuous Calibration DAC (CC-DAC)

Preliminary specification Supersedes data of July 1993 File under Integrated Circuits, IC01 1995 Dec 18





### **TDA1311A**

#### **FEATURES**

- · Voltage output
- Space saving packages SO8 or DIP8
- Low power consumption
- Wide dynamic range (16-bit resolution)
- Continuous Calibration (CC) concept
- · Easy application:
  - single 4 to 5.5 V rail supply
  - output current and bias current are proportional to the supply voltage
  - integrated current-to-voltage converter
- Fast settling time permits 2, 4 and 8 × oversampling (serial input) or double-speed operation at 4 × oversampling
- Internal bias current ensures maximum dynamic range
- Wide operating temperature range (-40 °C to +85 °C)
- Compatible with most current Japanese input formats: time multiplexed, two's complement, TTL
- No zero-crossing distortion
- · Cost efficient.

### **GENERAL DESCRIPTION**

The TDA1311A; AT is a voltage-driven digital-to-analog converter and is new generation of DAC devices which embodies the innovative technique of Continuous Calibration (CC). The largest bit-currents are repeatedly generated by one single current reference source. This duplication is based upon an internal charge storage principle which has an accuracy insensitive to ageing, temperature matching and process variations.

The TDA1311A; AT is fabricated in a 1.0  $\mu$ m CMOS process and features an extremely low-power dissipation, small package size and easy application. Furthermore, the accuracy of the intrinsic high coarse-current combined with the implemented symmetrical offset decoding method preclude zero-crossing distortion and ensures high quality audio reproduction. Therefore, the CC-DAC is eminently suitable for use in (portable) digital audio equipment.

#### **ORDERING INFORMATION**

TYPE		PACKAGE							
NUMBER NAME DESCRIPTION VE									
TDA1311A	DIP8	plastic dual in-line package; 8 leads (300 mil)	SOT97-1						
TDA1311AT	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-?						

# Stereo Continuous Calibration DAC (CC-DAC)

TDA1311A


### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	supply voltage		4	5	5.5	V
I <sub>DD</sub>	supply current	V <sub>DD</sub> = 5 V at code 0000H	_	3.4	6.0	mA
V <sub>FS</sub>	full scale output voltage	V <sub>DD</sub> = 5 V	1.8	2.0	2.2	V
(THD+N)/S	total harmonic distortion	at 0 dB signal level	_	-68	-63	dB
	plus noise		_	0.04	0.07	%
		at -60 dB signal level	_	-30	-24	dB
			_	3	6	%
		at -60 dB signal level;	_	-33	_	dB
		A-weighted	_	2	_	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted at code 0000H	86	92	_	dB
t <sub>cs</sub>	current settling time to ±1 LSB		_	0.2	_	μs
BR	input bit rate at data input		_	_	18.4	Mbits/s
f <sub>BCK</sub>	clock frequency at clock input		_	_	18.4	MHz
TC <sub>FS</sub>	full scale temperature coefficient at analog outputs (I <sub>OL</sub> ; I <sub>OR</sub> )		_	±400	_	ppm
T <sub>amb</sub>	operating ambient temperature		-40	_	+85	°C
P <sub>tot</sub>	total power dissipation	V <sub>DD</sub> = 5 V at code 0000H	_	17	30	mW

## Stereo Continuous Calibration DAC (CC-DAC)


**TDA1311A** 

### **BLOCK DIAGRAM**



### **PINNING**

SYMBOL PIN		DESCRIPTION
BCK	1	bit clock input
WS	2	word select input
DATA	3	data input
GND	4	ground
$V_{DD}$	5	supply voltage
V <sub>OL</sub>	6	left channel output
n.c.	7	not connected
V <sub>OR</sub>	8	right channel output



### Stereo Continuous Calibration DAC (CC-DAC)

TDA1311A

#### **FUNCTIONAL DESCRIPTION**

The basic operation of the continuous calibration DAC is illustrated in Fig.3. The figure shows the calibration and operation cycle. During calibration of the MOS current source (see Fig.3a) transistor M1 is connected as a diode by applying a reference current. The voltage  $V_{gs}$  on the intrinsic gate-source capacitance  $C_{gs}$  of M1 is then determined by the transistor characteristics. After calibration of the drain current to the reference value  $I_{REF}$ , the switch S1 is opened and S2 is switched to the other position (see Fig.3b). The gate-to-source voltage  $V_{gs}$  of M1 is not changed because the charge on  $C_{gs}$  is preserved. Therefore, the drain current of M1 will still be equal to  $I_{REF}$  and this exact duplicate of  $I_{REF}$  is now available at the OUT terminal.


The 32 current sources and the spare current source of the TDA1311A; AT are continuously calibrated (see Fig.1). The spare current source is included to allow continuous converter operation. The output of one calibrated source is connected to an 11-bit binary current divider consisting of 2048 transistors.

A symmetrical offset decoding principle is incorporated that arranges the bit switching in such a way that the zero-crossing is performed only by switching the LSB currents.

The TDA1311A; AT (CC-DAC) accepts serial input data formats of 16-bit word length. Left and right data words are time multiplexed. The most significant bit (bit 1) must always be first. The input data format is shown in Figs 4 and 5.

With a HIGH level on the word select input (WS), data is placed in the left input register and with a LOW level on the WS input, data is placed in the right input register (see Fig.1). The data in the input registers are simultaneously latched in the output registers which control the bit switches.

An internal offset voltage  $V_{OS}$  is added to the full scale output voltage  $V_{FS}$ ;  $V_{OS}$  and  $V_{FS}$  are proportional to  $V_{DD}$ :  $V_{DD1}/V_{DD2} = V_{FS1}/V_{FS2} = V_{OS1}/V_{OS2}$ .



## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		_	6.0	V
T <sub>stg</sub>	storage temperature		<b>-55</b>	+150	°C
T <sub>XTAL</sub>	maximum crystal temperature		_	+150	°C
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C
V <sub>es</sub>	electrostatic handling	note 1	-2000	+2000	V
		note 2	-200	+200	V

### Note

- 1. Human body model: C = 100 pF,  $R = 1500 \Omega$ , 3 pulses positive and 3 pulses negative.
- 2. Machine model: C = 200 pF,  $L = 0.5 \mu H$ ,  $R = 10 \Omega$ , 3 pulses positive and 3 pulses negative.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air		
	DIL8	100	K/W
	SO8	210	K/W

### **QUALITY SPECIFICATION**

In accordance with SNW-FQ-0611.

### **CHARACTERISTICS**

 $V_{DD}$  = 5 V;  $T_{amb}$  = 25 °C; measured in Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			,		•	
$V_{DD}$	supply voltage		4.0	5.0	5.5	V
I <sub>DD</sub>	supply current	at code 0000H	_	3.4	6.0	mA
Digital inpu	ts; pins WS, BCK and DATA					
I <sub>IL</sub>	input leakage current LOW	V <sub>I</sub> = 0.8 V	_	_	10	μΑ
l <sub>iH</sub>	input leakage current HIGH	V <sub>I</sub> = 2.4 V	_	_	10	μΑ
f <sub>BCK</sub>	clock frequency		_	_	18.4	MHz
BR	bit rate data input		_	_	18.4	Mbits/s
f <sub>WS</sub>	word select input frequency		_	_	384	kHz

# Stereo Continuous Calibration DAC (CC-DAC)


TDA1311A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing (see	Fig.4)		!		1	
t <sub>r</sub>	rise time		_	_	12	ns
t <sub>f</sub>	fall time		_	_	12	ns
t <sub>CY</sub>	bit clock cycle time		54	_	_	ns
t <sub>BCKH</sub>	bit clock pulse width HIGH		15	_	_	ns
t <sub>BCKL</sub>	bit clock pulse width LOW		15	_	_	ns
t <sub>SU;DAT</sub>	data set-up time		12	_	_	ns
t <sub>HD:DAT</sub>	data hold time to bit clock		2	_	_	ns
t <sub>HD:WS</sub>	word select hold time		2	_	_	ns
t <sub>SU;WS</sub>	word select set-up time		12	_	_	ns
Analog out	puts; pins V <sub>OL</sub> and V <sub>OR</sub>				•	•
V <sub>FS</sub>	full-scale voltage		1.8	2.0	2.2	V
TC <sub>FS</sub>	full-scale temperature coefficient		_	±400	-	ppm
V <sub>os</sub>	offset voltage	$V_{DD} = V_{OL/ORmax}$	0.45	0.50	0.55	V
(THD+N)/S	total harmonic distortion plus	at 0 dB signal level; note 1	_	-68	-63	dB
	noise		_	0.04	0.07	%
		at -60 dB signal level; note 1	_	-30	-24	dB
			_	3	6	%
		at -60 dB signal level;	_	-33	_	dB
		A-weighted; note 1	_	2	_	%
		at 0 dB signal level; f = 20 Hz	_	-65	-61	dB
		to 20 kHz	_	0.05	0.09	%
t <sub>cs</sub>	current settling time to ±1 LSB		_	0.2	_	μs
$\alpha_{\tt CS}$	channel separation		75	80	_	dB
δl <sub>O</sub>	unbalance between outputs	note 1	_	0.2	0.3	dB
t <sub>d</sub>	time delay between outputs		_	±0.2	_	μs
S/N	signal-to-noise ratio at bipolar zero	A-weighted at code 0000H	86	92	-	dB


### Note

1. Measured with 1 kHz sinewave generated at sampling rate of 192 kHz.

**TDA1311A** 



**TDA1311A** 




### Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 

#### APPLICATION INFORMATION

#### **Basic application example**

A typical example of a CD-application with the TDA1311A; AT is shown in Fig.6. It features typical decoupling components and a third-order analog post-filter stage providing a line output.



### Attention to printed circuit board layout

The TDA1311A and even more so the TDA1311AT offers great ease in designing-in to printed-circuit boards due to its small size and low pin count. The TDA1311A; AT being a mixed-signal IC in CMOS, some attention needs to be paid to layout and topology of the application PCB. Following some basic rules will yield the desired performance. The most important considerations are:

- Supply: care should be taken to supply the TDA1311A; AT with a clean, noiseless V<sub>DD</sub>, for a good noise performance of the analog parts of the DAC. Supply purity can easily be achieved by using an RC-filtered supply.
- Grounding: preferably a ground plane should be used, in order to have a low-impedance return available at any point in the layout. It is advantageous to make a partitioning of the ground plane according to the nature of the expected return currents (digital input returns separate from supply returns and separate from the analog section).


3. Topology: the capacitor decoupling high-frequency supply interference from V<sub>DD</sub> to GND should be placed as close as is physically possible to the IC body, ensuring a low-inductance path to ground. The digital input conductors may be shielded by ground leads running alongside. The placement of a passive ground plane underside the entire IC surface gives `free` additional decoupling from the IC body to ground as well as providing a shield between the digital input pins and the analog output pins.

Figure 7 shows recommended layouts for printed-circuit boards for the SO8 and DIL8 versions respectively. Both layouts use a single-interconnect layer.

1995 Dec 18


## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 



### Interface examples


The following figures (Figs 8 to 14) show examples of connections to commonly used decoder and digital filter ICs. The digital interface part is shown only, for clarity. The diagrams are for guidance purposes only - **no** guarantee for industrial exploitation is implied.





1995 Dec 18

## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 










## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 









### Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 

### **Evaluation of audio parameters**

The following measurement graphs are performed on singular engineering samples; therefore **no** guarantee of typical parameter values is implied. Measurement conditions are typical, as stated in the section Characteristics, unless otherwise indicated. The normal measurement set-up includes a 20 kHz band-limiting filter for bandwidth definition, and an A-weighting filter where indicated.






- (1) Measured including all distortion plus noise at a signal level of -60 dB.
- (2) Measured including all distortion plus noise at a signal level of 0 dB.

Fig.16 Total harmonic distortion plus noises as a function of frequency (4FS).

## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 



- (1) Measured including all distortion plus noise within the specified operating supply voltage range.
- (2) Measured including all distortion plus noise outside the specified operating supply voltage range.
- (3) V<sub>FS</sub> relative to nominal.


Fig.17 Total harmonic distortion plus noise as a function of supply voltage (4FS).

**TDA1311A** 

### **PACKAGE OUTLINES**

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.020	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER		EUROPEAN			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT97-1	050G01	MO-001AN				<del>92-11-17</del> 95-02-04	

**TDA1311A** 

### SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



	.0.10 (		00.0	o u. o uo		OIII LIIC	ogu	a.		,								
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.20 0.19	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT96-1	076E03S	MS-012AA			<del>92-11-17</del> 95-02-04

### Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T<sub>stg max</sub>). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### SO

### REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at  $45\,^{\circ}\text{C}$ .

#### WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## Stereo Continuous Calibration DAC (CC-DAC)

**TDA1311A** 

### **DEFINITIONS**

Data sheet status							
Objective specification	This data sheet contains target or goal specifications for product development.						
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.						
Product specification	This data sheet contains final product specifications.						
Limiting values							
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation							

of the device at these or at any other conditions above those given in the Characteristics sections of the specification

Application information

Where application information is given, it is advisory and does not form part of the specification.

is not implied. Exposure to limiting values for extended periods may affect device reliability.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

**Austria:** Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211

**Belgium:** Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399

Brazil: Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556

**Chile:** Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700

**Colombia:** IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (45)32 88 26 36, Fax. (45)31 57 19 49

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex.

Tel. (01)4099 6161, Fax. (01)4099 6427 **Germany:** P.O. Box 10 51 40, 20035 HAMBURG, Tel. (040)23 53 60, Fax. (040)23 53 63 00

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block,

Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.I., Piazza IV Novembre 3, 20124 MILANO, Tel. (0039)2 6752 2531 Fay. (0039)2 6752 2557

Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 **Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546 Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474 Portugal: PHILIPS PORTUGUESA, S.A.,

Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA,

Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000. Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd.,

195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000,

Tel. (011)470-5911, Fax. (011)470-5494 **Spain:** Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43

**Sweden:** Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND,

Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 **Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07

**Ukraine:** Philips UKRAINE, 2A Akademika Koroleva str., Office 165, 252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991

United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

**Uruguay:** Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCD47 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

513061/50/02/pp20 Document order number: Date of release: 1995 Dec 18 9397 750 00532

Let's make things better.



