


# SERIAL BUS CONTROLLED AUDIO PROCESSOR

- INPUT MULTIPLEXER:
  - 4 STEREO INPUTS
  - ONE DIFFERENTIAL STEREO INPUT FOR REMOTE SOURCES
- SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- INPUT AND OUTPUT FOR EXTERNAL EQUALIZER OR NOISE REDUCTION SYS-TEM
- VOLUME CONTROL IN 1.25dB STEPS
- LOUDNESS FUNCTION
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
  - 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
  - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL BUS
- SELECTABLE CHIP ADDRESS DEDICATED PIN



#### **DESCRIPTION**


The TDA7310 is a volume, tone (bass and treble) and fader (front/rear) processor for high quality audio applications in car radio and Hi-Fi systems.

Loudness and selectable input gain are provided. The control of all fuctions is accomplished by serial bus microprocessor interface.

The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.


Thanks to the used BIPOLAR/CMOS Tecnology, Low Distortion, Low Noise and DC stepping are obtained.

## PIN CONNECTION (Top view)



November 1999 1/15

## **TEST CIRCUIT**



## **THERMAL DATA**

Symbo	Description	Value	Unit
R <sub>th j-pin</sub>	Thermal Resistance Junction-pins max	85	°C/W


## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.2	V
T <sub>amb</sub>	Ambient Temperature	-40 to 85	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to +150	°C

## **QUICK REFERENCE DATA**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
$V_{CL}$	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01		%
S/N	Signal to Noise Ratio		106		dB
Sc	Channel Separation f = 1KHz		103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2dB step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 6.25dB step	0		18.75	dB
	Mute Attenuation		100		dB

## **BLOCK DIAGRAM**



**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ ,  $V_{S} = 9V$ ,  $R_{L} = 10K\Omega$ ,  $R_{G} = 600\Omega$ ,  $G_{V} = 0dB$ , f = 1KHz unless otherwise specified) (refer to the test circuit)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	9	10	V
Is	Supply Current		4	8	11	mA
SVR	Ripple Rejection		60	85		dB
NPUT SEI	ECTORS		•	•	•	•
R <sub>II</sub>	Input Resistance	Input 1, 2, 3, 4		50		ΚΩ
		Differential Input		10		ΚΩ
V <sub>CL</sub>	Clipping Level		2	2.5		Vrms
CMRR	Common Mode Rejection Differential Input			65		dB
INS	Input Separation (2)		80	100		dB
R <sub>L</sub>	Output Load resistance		2			ΚΩ
G <sub>INmin</sub>	Min. Input Gain		-1	0	1	dB
G <sub>INmax</sub>	Max. Input Gain			18.75		dB
GSTEP	Step Resolution			6.25		dB
e <sub>IN</sub>	Input Noise	G = 18.75dB		2		μV
V <sub>DC</sub>	DC Steps	adjacent gain steps		4		m۷
	·	G = 18.75 to Mute		4		m۷
OLUME (	CONTROL	•	•	•		•
R <sub>IN</sub>	Input Resistance			33		kΩ
C <sub>RANGE</sub>	Control Range			75		dB
A <sub>VMIN</sub>	Min. Attenuation		-1	0	1	dB
$A_{VMAX}$	Max. Attenuation			75		dB
A <sub>STEP</sub>	Step Resolution			1.25		dB
E <sub>A</sub>	Attenuation Set Error	$A_V = 0 \text{ to } -20 \text{dB}$ $A_V = -20 \text{ to } -60 \text{dB}$	-1.25 -3	0	1.25 2	dB dB
Ετ	Tracking Error				2	dB
V <sub>DC</sub>	DC Steps	adjacent attenuation steps		0.1		mV
		From 0dB to A <sub>Vmax</sub>		0.5	l	l mV
PEAKER	ATTENUATORS	From 0dB to A <sub>Vmax</sub>		0.5	l	mv
PEAKER	<u> </u>	From 0dB to A <sub>Vmax</sub>	<u> </u>	37.5		dB
PEAKER	ATTENUATORS	From 0dB to A <sub>Vmax</sub>				
PEAKER	ATTENUATORS  Control Range	From 0dB to A <sub>Vmax</sub>		37.5	1.5	dB
PEAKER	ATTENUATORS  Control Range Step Resolution	From 0dB to A <sub>Vmax</sub>	80	37.5	1.5	dB dB
SPEAKER	ATTENUATORS  Control Range Step Resolution Attenuation set error	adjacent att. steps	80	37.5 1.25	1.5	dB dB dB
	ATTENUATORS  Control Range Step Resolution Attenuation set error Output Mute Attenuation	adjacent att. steps	80	37.5 1.25 100 0	1.5	dB dB dB dB
	ATTENUATORS  Control Range Step Resolution Attenuation set error Output Mute Attenuation DC Steps	adjacent att. steps	80	37.5 1.25 100 0	1.5	dB dB dB dB
	ATTENUATORS  Control Range Step Resolution Attenuation set error Output Mute Attenuation DC Steps  JTROL (1)	adjacent att. steps	80	37.5 1.25 100 0 1	1.5	dB dB dB dB mV
	ATTENUATORS  Control Range Step Resolution Attenuation set error Output Mute Attenuation DC Steps  TROL (1) Control Range	adjacent att. steps	80	37.5 1.25 100 0 1	1.5	dB dB dB dB mV mV

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
TREBLE CO	ONTROL (1)					
	Control Range			<u>+</u> 14		dB
	Step Resolution			2		dB
V <sub>DC</sub>	DC Steps	adjacent control steps		0.1		mV
AUDIO OU	TPUTS	•				
	Clipping Level	d = 0.3%		2.5		Vrms
	Output Load Resistance		2			ΚΩ
	Output Load Capacitance				10	nF
	Output resistance			75	120	Ω
	DC Voltage Level		4.2	4.5	4.8	V
GENERAL	•	•				
e <sub>NO</sub>	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV μV
S/N	Signal to Noise Ratio	all gains = 0dB; V <sub>O</sub> = 1Vrms		106		dB
d	Distortion	V <sub>IN</sub> = 1Vrms		0.01		%
Sc	Channel Separation left/right		80	103		dB
	Total Tracking error	A <sub>V</sub> = 0 to -20dB -20 to -60 dB		0 0	1 2	dB dB
BUS INPUT	ΓS					
V <sub>IL</sub>	Input Low Voltage				1	V
V <sub>IH</sub>	Input High Voltage		3			V
Vo	Output Voltage SDA Acknowledge	I <sub>O</sub> = 1.6mA			0.4	V
OUDNES	S SWITCH					
V <sub>IL</sub>	Input Low Voltage				1	V
V <sub>IH</sub>	Input High Voltage		3			V
I <sub>IN</sub>	Input Current		-5		+5	μΑ
	DC Step	$ON \leftarrow \rightarrow OFF$ position		0.1		mV
	DFF = pin38 Open; Loudn PIN (Internal 50KΩ pull down	ess ON = pin 38 Closed to GN resistor)	ID			
V <sub>IL</sub>	Input Low Voltage				1	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> -1V			V
I <sub>IN</sub>	Input Current					μΑ
	•	<u> </u>				

## Notes:

<sup>(1)</sup> Bass and Treble response see attached diagram (fig.17). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network

<sup>(2)</sup> The selected input is grounded thru the  $2.2\mu\text{F}$  capacitor.

## APPLICATION SUGGESTION (see to Test circuit)

Component	Recc. Value	Purpose	Smaller than Recc. Value	Larger than	
C1 to C4, C8 to C11	2.2μF	THD optimization at low frequencies			
C5, C7 C6	4.7μF 10μF	CMRR optimization differential input	Worse CMRR for ratio not	equal to ½	
C12	22μF	C <sub>REF</sub> • SVR optimization < -66 dB	Better SVR at low frequencies	Worse SVR at low frequencies	
C13, C14	2.2μF	Decoupling Input-Output if external equalizer is not used			
C15, C16	100nF	Loudness characteristic			
C17, C18 R1 C!9, C20 R2	100nF 5.6kΩ 100nF 5.6kΩ	Bass Filter (standard T - type) cut freq. = 100Hz			
C21 C22	2.7nF	Treble Filter	Higher cut frequency	Lower cut frequency	

Figure 1: Loudness versus Volume Attenuation




Figure 2: Loudness versus Frequency  $(C_{LOUD} = 100nF)$ 




Figure 3: Loudness versus External Capacitors





Figure 4: Noise vs. Volume/Gain Settings



$$\label{eq:local_local_local_local} \begin{split} &LOUDNESS \\ &V_S = 9V \\ &Volume = -40dB \\ &All \ other \ control \ flat \\ &C_{in} = 2.2 \mu F \end{split}$$

Figure 5: Signal to Noise Ratio vs. Volume




Figure 6: Distortion vs. Load Resistance




Figure 7 : Channel Separation (L  $\rightarrow$  R) vs. Frequency






Figure 8 : Input Separation (L1  $\rightarrow$  L2, L3, L4) vs. Frequency



**Figure 9 :** Supply Voltage Rejection vs. Frequency



**Figure 10:** Output Clipping Level vs. Supply Voltage




Figure 11: Quiescent Current vs. Supply Voltage




Figure 12: Supply Current vs. Temperature




Figure 13: Bass Resistance vs. Temperature





Figure 14: Typical Tone Response (with the ext. components indicated in the test circuit)



## **APPLICATION INFORMATION (continued)**

SERIAL BUS INTERFACE

S-BUS Interface and I<sup>2</sup>CBUS Compability

Data transmission from microprocessor to the TDA7310 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA and SEN inputs are short-circuited together, then the TDA7310 appears as a standard I<sup>2</sup>CBUS slave.

According to I<sup>2</sup>CBUS specification the S-BUS lines are connected to a positive supply voltage via pull-up resistors.

## **Data Validity**

As shown in fig. 15, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

## **Start and Stop Conditions**

I<sup>2</sup>CBUS:

as shown in fig. 16 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

S-bus:

the start/stop conditions (points 1 and 6) are detected exclusively by a transition of the SEN line (1  $\rightarrow$  0 / 0  $\rightarrow$  1)wile the SCL line is at the HIGH level.

The SDA line is only allowed to change during the time the SCL line is low (points 2, 3, 4, 5). after the start information (point 1) the SEN line returns to the HIGH level and remains uncharged for all the time the transmission is performed.

## **Byte Fornat**

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

#### Acknowledge

The master (µP) puts a resistive HIGH level on

Figure 17: Acknowledge on the I<sup>2</sup>CBUS




Figure 15: Data Validity on the I<sup>2</sup>CBUS





Figure 16: Timing Diagram of S-BUS and I<sup>2</sup>CBUS



the SDA line during the acknowledge clock pulse (see fig. 17). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock.

#### **APPLICATION INFORMATION** (continued)

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

#### **Transmission without Acknowledge**


Avoiding to detect the acknowledge of the audioprocessor, the  $\mu P$  can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

#### Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7310 address (the 8th bit of the byte must be 0). The TDA7310 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



Data Transferred (N-bytes + Acknowledge)

ACK = Acknowledge

S = Start

P = Stop

MAX CLOCK SPEED 100kbits/s

#### **SOFTWARE SPECIFICATION**

Chip address

1	0	0	0	1	0	Α	0
MSB							LSB

A = LOGIC LEVEL ON PIN ADDR

#### **DATA BYTES**

MSB							LSB	FUNCTION
0	0	B2	B1	В0	A2	A1	A0	Volume control
1	1	0	B1	B0	A2	A1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	В0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	CO	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 6.25dB steps

#### STATUS AFTER POWER ON RESET

Volume	-77.5dB
speaker	-37.5dB
audio Switch	Stereo 5
bass	+2dB
treble	+2dB
gain	0dB

# **SOFTWARE SPECIFICATION** (continued)

DATA BYTES (detailed description)

## Volume

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume 1.25dB steps
					0	0	0	0
					0	0	1	-1.25
					0	1	0	-2.5
					0	1	1	-3.75
					1	0	0	-5
					1	0	1	-6.25
					1	1	0	-7.5
					1	1	1	-8.75
0	0	B2	B1	В0	A2	A1	A0	Volume 10dB steps
		0	0	0				0
		0	0	1				-10
		0	1	0				-20
		0	1	1				-30
		1	0	0				-40
		1	0	1				-50
		1	1	0				-60
		1	1	1				-70

For example a volume of -45dB is given by:

0 0 1 0 0 1 0 0

# **Speaker Attenuators**

MSB							LSB	FUNCTION
1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
			0 0 1 1	0 1 0 1				0 -10 -20 -30
			1	1	1	1	1	Mute

For example attenuation of 25dB on speaker RF is given by:

1 0 1 1 0 1 0 0

#### **Audio Switch**

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
					0	0	0	Stereo 1
					0	0	1	Stereo 2
					0	1	0	Stereo 3
					0	1	1	Stereo 4
					1	0	0	Stereo 5
					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
			0	0				+18.75dB
			0	1				+12.5dB
			1	0				+6.25dB
			1	1				0dB

For example to select the stereo 2 input with a gain of +12.5dB the 8bit string is:

0 1 0 0 1 0 0 1

## **Bass and Treble**

0	1	1	0	C3 C3	C2 C2	C1 C1	C0 C0	Bass Treble
				0	0	0	0	-14
				0	0	0	1	-12
				0	0	1	0	-10
				0	0	1	1	-8
				0	1	0	0	-6
				0	1	0	1	-4
				0	1	1	0	-2
				0	1	1	1	0
				1	1	1	1	0
				1	1	1	0	2
				1	1	0	1	4
				1	1	0	0	6
				1	0	1	1	8
				1	0	1	0	10
				1	0	0	1	12
				1	0	0	0	14


C3 = Sign


For example Bass at -10dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0

Purchase of  $I^2C$  Components from STMicroelectronics, conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$ Standard Specifications as defined by Philips.

DIM.		mm		inch					
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
А			2.45			0.096			
A1	0.25			0.010					
A2	1.95	2.00	2.10	0.077	0.079	0.083			
В	0.30		0.45	0.012		0.018			
С	0.13		0.23	0.005		0.009			
D	12.95	13.20	13.45	0.51	0.52	0.53			
D1	9.90	10.00	10.10	0.390	0.394	0.398			
D3		8.00			0.315				
е		0.80			0.031				
E	12.95	13.20	13.45	0.510	0.520	0.530			
E1	9.90	10.00	10.10	0.390	0.394	0.398			
E3		8.00			0.315				
L	0.65	0.80	0.95	0.026	0.031	0.037			
L1		1.60			0.063				
К	0°(min.), 7°(max.)								

# OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

