




TDA7501

LINE-DRIVER FOR DIGITAL CARRADIO SIGNAL PROCESSOR (DSPLD)

- **INPUTS:**
 - QUASI DIFFERENTIAL STEREO INPUT FOR CD
 - DIFFERENTIAL STEREO INPUTS FOR PHONE, NAVIGATION, FM, AM
 - SINGLE-ENDED INPUT FOR CASSETTE
 - FOUR INDEPENDENT INPUT MULTIPLEXER AND GAIN STAGES
 - ENVELOPE-DETECTOR FOR AM-NOISEBLANKING
 - MIXING OF PHONE AND NAVIGATION
 - DC-CONNECTION TO DSP
 - DUAL MPX INPUTS
- **OUTPUTS:**
 - 6 OUTPUT CHANNELS WITH INDEPENDENT VOLUME CONTROL
 - 4 MAIN OUTPUT CHANNELS WITH ADDITIONAL INPUT SELECTOR FOR PHONE AND/OR NAVIGATION OR CD
 - OUTPUTS LEVEL UP TO 4V_{rms}
 - AC-CONNECTION FROM DSP
- **DIGITAL CONTROL:**
 - SPI-BUS OR I²C BUS INTERFACE (SELECTABLE)
 - DIRECT MUTE FOR THE OUTPUT STAGES AND/OR HIGH IMPEDANCE MPX MUTE




DESCRIPTION

The Linedriver handles all analog input- and output-signals for the Digital Carradio Signal Processor TDA7501. The device contains four independent input multiplexers to select the sources for the DSP's four AD-converters. Four additional gain stages allow an adaptation to run the ADCs in best S/N condition.

The six outputs have independent volume stages with a large dynamic range. Using a 12V-supply the outputs are able to drive up to 4V_{rms}.

BLOCK DIAGRAM



TDA7501

SUPPLY

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V_{dd}	Supply Voltage		7.5	8.3	10	V
V_P	Output Supply Voltage			12		V
I_{S8}	Supply Current V_{dd}	$V_{dd} = 8.3V$		27		mA
I_{S12}	Supply Current V_P	$V_P = 12V$		5		mA
SVRR	Ripple Rejection @ 1kHz			60		dB


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DDmax}	Operating Supply Voltage V_{DD}	10.5	V
V_{Smax}	Operating Supply Voltage V_S	13.0	V
T_{amb}	Operating Temperature Range	-40 to 85	°C
T_{stg}	Storage Temperature Range	-55 to +150	°C

ESD:

All pins are protected against ESD according to the MIL883 standard.

PIN CONNECTION



THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{thj-pins}$	Thermal Resistance Junction-pins	Max.	65 °C/W

ELECTRICAL CHARACTERISTICS ($V_{DD} = V_S = 8.3V$; $V_{33} = 3.3V$ $T_{amb} = 25^{\circ}C$; $R_L = 10k\Omega$; all gains = 0dB; $f = 1kHz$; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
GENERAL						
V_{CL}	Input Clipping Level			2.3		V_{RMS}
S_{IN}	Input Separation		80	100		dB
$G_{IN\ MIN}$	Min. Input Gain - input part			0		dB
$G_{IN\ MAX}$	Max. Input Gain - input part			15		dB
	Max. Input Gain - output part	Volume 0dB		12		dB
G_{STEP}	Step Resolution			1		dB
V_{DC}	DC Steps	Adjacent Gain Steps		0.5		mV
		G_{MIN} to G_{MAX}		5		mV
d_{IN}	Distortion	$V_{OUT} = 0.7V_{RMS}$ all stages 0dB		0.002	0.08	%
V_{DCout}	Output DC-voltage	pins 41..44		1.65		V
R_{out}	Output impedance OUT1L, 1R	pins 43..44		300		Ω
	Output impedance OUT2L, 2R	pins 41..42		3		k Ω
QUASI DIFFERENTIAL CD STEREO INPUT (non inverting)						
R_{in}	Input Resistance (see Fig. 2)	Differential	70	100	130	k Ω
CMRR	Common Mode Rejection Ratio	$V_{CM} = 1V_{RMS}$ @ 1kHz	45	70		dB
		$V_{CM} = 1V_{RMS}$ @ 10kHz	45	60		dB
V_N	Output-Noise	20Hz - 20kHz; unweighted		2.0		μV
DIFFERENTIAL PHONE/NAVIGATION/FM/AM INPUT (inverting)						
R_{in}	Input Resistance (see Fig. 3)		35	50	65	k Ω
CMRR	Common Mode Rejection Ratio	$V_{CM} = 1V_{RMS}$ @ 1kHz	40	70		dB
		$V_{CM} = 1V_{RMS}$ @ 10kHz	40	60		dB
V_N	Output-Noise	20Hz - 20kHz; unweighted		2.0		μV
AM IF INPUT						
R_{in}	Input Resistance		35	50	65	k Ω
CASSETTE INPUT (non inverting)						
R_{in}	Input Resistance		70	100	130	k Ω
V_N	Output-Noise	20Hz - 20kHz; unweighted		2.0		μV
AM/FM-LEVEL INPUT						
R_{in}	Input Resistance		70	100	130	k Ω
V_{min}	Minimum Input Voltage		-0.4			V
V_{max}	Maximum Input Voltage				7.0	V
Dual MPX control (pin TUNER-)						
$V_{CTRLMPX1}$	Control voltage for MPX 1+2	MPX1 -> MPX1 + MPX2		1.5		V
$V_{CTRLMPX2}$	Control voltage for MPX2	MPX1 + MPX1 -> MPX2		4.0		V
$V_{CTRLMPX3}$	Control voltage for MPX 1+2	MPX2 -> MPX1 + MPX2		3.5		V
$V_{CTRLMPX4}$	Control voltage for MPX1	MPX1 + MPX2 -> MPX2		1.0		V

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
SPEAKER OUTPUTS $R_{LOAD} = 10K\Omega$ (AC)						
R_{in}	Input Impedance		35	50	65	$k\Omega$
G_{MAX}	Max. Gain	external reference mode		33		dB
ATT_{MAX}	Max. Attenuation	internal reference mode		-73		dB
ATT_{STEP}	Step Resolution			1		dB
ATT_{MUTE}	Output Mute Attenuation		80	100		dB
E_E	Attenuation Set Error	from +15 to -40dB			2	dB
V_{DC}	DC Steps	Adjacent Attenuation Steps		0.3	3	mV
V_{DCOUT}	Output DC-voltage	internal reference mode		4.15		V
		external reference mode		outref		V
V_{CLIP}	Output Clipping Level	$d = 0.3\%$, $V_{CC} = V_{DD} = 8.3V$ gain = 0dB gain = 6dB		2.3 2.8		V_{RMS} V_{RMS}
		$d = 0.3\%$, $V_{CC} = 12V$ $V_{DD} = 8.3V$ gain = 6dB		4		V_{RMS}
R_L	Output Load Resistance	AC-coupled	5			$k\Omega$
C_L	Output Load Capacitance				10	nF
R_{OUT}	Output Impedance			40	120	Ω
V_N	Output Noise	BW = 20Hz-20kHz muted 0dB muted 6dB gain = 0dB gain = 6dB		3.0		μV
				7.5		μV
				10		μV
				13		μV
S/N	Signal to Noise Ratio	BW = 20Hz-20kHz $V_O = 2V_{RMS}$ $V_O = 4V_{RMS}$		106		dB
				110		dB
d_{out}	distortion	$V_{OUT} = 1V_{RMS}$; all stages 0dB		0.005	0.08	%
S_C	Channel Separation left/right		80	100		dB
X	Crosstalk		80	100		dB
ADCVDDREF (CODEC reference)						
I_{maxadc}	Max. Output Current	pin 40			5	mA
BUS INPUTS						
V_{low}	Voltage for logic "0"	inputs SEL, SCL,SDA,MUTE			0.8	V
V_{high}	Voltage for logic "1"	inputs SEL, SCL,SDA,MUTE	2.4			V
V_{th_SPI}	SPI_mode threshold voltage	i	0		VDD-1.8	V

DESCRIPTION OF THE INPUT PART

On the input side, the TDA7501 (see figure 1) connects the external audio- and tuner-signals to the four AD-converters of the Digital Carradio Signal Processor TDA7500. The audio signals are adjusted by the input gain stage to the internal

reference signal with 2V rms referred to 4.15V (=V33 · 1.2575). The following CODEC-interface attenuates the 2V_{rms} to 0.8V_{rms} referred to the CODEC's reference voltage of 1.65V which allows a DC-coupling to the TDA7500.

Figure 1. Input part.



Input Stages

The device offers several input stages for the different signals which have to be handled by the system. A quasi differential input (see figure 2) can be used for (external) CD-changer. The two mono differential inputs allow the connection of Phone and Navigation (see figure 3) or it could be used as fully differential stereo input. Additionally a single-ended stereo input is available for Cassette applications. The lower part of the input

section is dedicated to the tuner signals. Another quasi differential input (see figure 4) is used to connect AM and FM referred to the tuner reference (Tuner-). This concept supports also double tuner systems. Also two separate level inputs are present which are followed by level-shifters to allow the use of the TDA7500's ADCs. For AM noise blanking an envelope-detector driven by the AM-IF is also available.

Figure 2. Quasi differential input-stage.




Figure 3. Mono differential input-stage.





Figure 4. Differential input-stage for AM/FM.



Dual MPX mode


The TDA7501 is able to support a twin tuner concept via the Dual-MPX-Mode. In this configuration the FM-pin and the AM-pin are acting as MPX1 and MPX2 inputs. The DC-Voltage at the TUNER- -pin controls whether MPX1, both MPX-signals or MXX2 is used to decode the stereo FM-signal (see figure 4 Please note that the

thresholds have a hysteresis of 500mV. During this mode the highohmic-mute acts on both inputs in parallel.

Furthermore, a background tuner on the internal AM-path can be selected by software aswctching to one of the two MPX-inputs.

For the programming of the Dual-MPX-Mode see the programming section.

Figure 4. Block diagram Dual MPX.




Additional Quasidifferential Input

The TDA7501 can be programmed to additional quasi-differential input by rearranging the configuration of the navigation and AM level inputs. Since the AM level input becomes the 2nd differ-

ential input, the level shift function is not available.

For the programming of the navigation/AM level input configuration see the programming section.

Figure 5. Additional quasidifferential input simplified




Transferfunction of the AM/FM level inputs

In the TDA7501 two level shift stages convert a tuner level (DC) signal to a unipolar output signal with respect to the Codec Interface reference, that is 1.65V.

The FM level input can be programmed to a signal range of either 0 to 5V (Lo-range) which is the default, or 0 to 6V (Hi range). The AM level input is fixed to the lower 0 to 5V input range.

For the programming of the FM level input range see the programming section.

Figure 6. AM/FM level inputs transfer function (DC)




DESCRIPTION OF THE OUTPUT PART

The TDA7501 has 6 independent outputstage with volume control. The first 4 (main) outputs have an input selector which allows to select besides the DAC-outputs CD-direct or Phone/Navigation-mix. In addition one can mix the SPKR1 with Phone/Navigation so that traffic or navigation announcements can bypass the DSP (see figure 7).

The TDA7500 CODEC outputs have a maximum

output voltage of $0.5V_{rms}$. To obtain $4V_{rms}$, (in the dual supply mode only) the signal is first amplified to have a reference amplitude of $2V_{rms}$. The following volume stage offers up to 15dB gain which gives along with the programmable 6dB gain in the output-stage enough overdrive capability. To achieve the maximum output swing of $4V_{rms}$ the device must be supplied with an additional supply of 12V. With a single supply ($V_{dd} = V_{CC} = 8.3V$) $2.8V_{rms}$ are obtained at the output at maximum.

Figure 7. Output part.




Overall gain structure

The overall gain structure of the TDA7501 can be shown in its target application together with the

V225.

The output part in level select (D6/4) offers an additional adaption to the DSP's output level

Figure 8. Level-diagram.



Speaker (linedriver) outputs

The Speaker outputs can be configured in three different operating modes:

- Internal reference mode with 0dB output gain,
- External reference mode with 0dB output gain
- External reference mode with 6dB output gain


Basically, in the internalreference mode the Linedriver amplifier acts as a buffer with 0dB gain regardless of the output gain programmed by bit D0. Since the buffer tracks the internal generated reference, the OUTPUTREF pin may be left floating.

In the external reference mode the linedriver am-

plifiers reference tracks the voltage present at the OUTPUTREF pin. This reference does not necessary have to be external to the device, it can also be generated by invoking the VCC/2 divider inside the TDA7501 (bit D1/6). In practice, the term external reference implied that the OUTPUTREF pin at least has to connect to an external capacitor. In the external reference mode, an additional gain of 6dB can be added by assessing bit D0. This provides a nominal 4VRMS output level in case the TDA7501 is powered from a dual supply (VDD = 8.3V). When fed from a single supply, only 2.8VRMS output level can be achieved.

For the programming of output gain and reference selection see the programming section.

Figure 9. Speaker (Linedriver) outputs simplified



REFERENCE CONCEPT

For the input section the TDA7501 generates the internal reference voltage by multiplying the V33 voltage by 1.2575.

The V33 voltage is also buffered and fed back to the CODEC where it is used to generate all necessary references. For best performance it is recommended to filter the V33 reference pin by means of a passive second order lowpass as shown in figure 10. This concept allows a direct DC coupling between the TDA7501 and the DSP because of the accurate matching of DC levels. On the output side the TDA7501 offers two main modes: a single supply and a dual supply mode.

Dual supply mode

In this mode the outputs are able to provide up to 4V rms with a minimum supply V_{CC} of 12V as

well as a output reference voltage set to half of V_{CC} (bit D0 of the mode select byte set to '1').

If the switch D1/byte mode select is open the output reference voltage must be defined externally e.g. a zener diode with RC-lowpass.


If the switch is closed the reference voltage will be half of V_{CC} and only an external capacitor has to be added.

Single supply mode

If V_{CC} and V_{dd} are connected to a single supply the maximum possible output swing is about 2.8V rms.

The output reference voltage pin can be left open or otherwise the internal voltage divider can be used to generate for the outputs a $V_{CC}/2$ reference.

Figure 10. Reference voltage generation



DIGITAL INTERFACE

The TDA7501 digital interface offers two different protocols: SPI and I²C.

To select I²C-mode the SEL-pin has to be connected to V_{DD}. If the voltage at the SEL-pin is more than about 1V below the V_{DD} voltage the interface switches to SPI-mode.

In both cases the interface is able to work with a 3.3V microprocessor as well as with a 5V microprocessor. For details of both protocols refer to the programming section.

SPI BUS MODE


Interface protocol

The TDA7501 SPI interface protocol comprises :

- a subaddress and
 - a sequence of n databytes
- each consisting of 8 bits (see figure 11).


The interface accepts both a positiv (Cpol = 1, Cpha = 1) as well as a negativ (Cpol = 0, Cpha = 0) clocking scheme. However, the data transmitted has to be valid on the rising edges of the serial clock SCL.

Figure 11. Timing diagram for the SPI bus mode.



Switching characteristics (SPI mode)

Symbol	Parameter	Min.	Typ.	Max.	Unit
fSCLK	Serial input clock frequency (SCL)	0		4.0	MHz
T _{su}	Serial data setup time	40			ns
T _{hld}	Serial data hold time	40			ns
T _{wh}	Serial clock high time width	100			ns
T _{wl}	Serial clock low time width	100			ns
T _{scl}	Select (SEL) to select (SCL) falling setup time	200			ns
T _{rel}	Select (SCL) to select (SEL) rising release time	200			ns
t _r	Data rise time			2	µs
t _f	Data fall time			2	µs
T _{sh}	Chip select high time	200			ns




I²C BUS MODE

Interface Protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (write mode only)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)

Switching Characteristics (SPI mode)



ACK = Acknowledge

S = Start

P = Stop

SOFTWARE SPECIFICATION FOR BOTH MODES

Auto increment

If bit I in the subaddress byte is set to "1", the autoincrement of the subaddress is enabled.

Reset condition

A Power-On-Reset is invoked if the Supply-Voltage V_{dd} is below than 3.5V. After POR the following data is written automatically into the registers of all subaddresses :

MSB							LSB
1	1	1	1	1	1	1	0

The programming after POR is marked bold-face in the programming tables.

With this programming all the outputs are muted to their corresponding reference voltages.

Subaddresses

MSB				LSB				Name
D7	D6	I	D4	SA3	SA2	SA1	SA0	
				0	0	0	0	Input selector 1L
				0	0	0	1	Input selector 1R
				0	0	1	0	Input selector 2L
				0	0	1	1	Input selector 2R
				0	1	0	0	Bypass selector
				0	1	0	1	Configuration
				0	1	1	0	Mode select
				0	1	1	1	Output selector
				1	0	0	0	Volume 1L
				1	0	0	1	Volume 1R
				1	0	1	0	Volume 2L
				1	0	1	1	Volume 2R
				1	1	0	0	Volume 3L
				1	1	0	1	Volume 3R
				1	1	1	0	FM-level
				1	1	1	1	reserved
		0						Autoincrement mode off
		1						Autoincrement mode on
0	0		0					must be "0"

Input selector 1L..3R, bits D₇ ..D₃ (subaddresses 0..3)

MSB				LSB				Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
				0				mute
				1				off
								on
0	0	0	0					gain
0	0	0	1					15dB
0	0	1	0					14dB
0	0	1	1					13dB
0	1	0	0					12dB
0	1	0	1					11dB
0	1	1	0					10dB
0	1	1	1					9dB
1	0	0	0					8dB
1	0	0	1					7dB
1	0	1	0					6dB
1	0	1	1					5dB
1	1	0	0					4dB
1	1	0	1					3dB
1	1	1	0					2dB
1	1	1	1					1dB
1	1	1	1					0dB



Input selector 1L, bits D₂ ..D₀ (subaddresses 0)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
					0	0	0	source select
					0	0	1	CDL
					0	1	0	Phone/FDL
					0	1	1	Navigation/FDR
					1	0	0	Phone/Navigation mix
					1	0	1	CassL
					1	1	0	MPX-RDS
					1	1	1	AM
					1	1	1	AM-level

Input selector 1R, bits D₂ ..D₀ (subaddresses 1)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
					0	0	0	source select
					0	0	1	CDR
					0	1	0	Phone/FDL
					0	1	1	Navigation/FDR
					1	0	0	Phone/Navigation mix
					1	0	1	CassR
					1	1	0	MPX-RDS
					1	1	1	FM (or MPX1/MPX2 in Dual MPX mode)
					1	1	1	AM-spikes

Input selector 2L, bits D₂ ..D₀ (subaddresses 2)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
					0	0	0	source select
					0	0	1	CDL
					0	1	0	Phone/FDL
					0	1	1	Navigation/FDR
					1	0	0	Phone/Navigation mix
					1	0	1	CassL
					1	1	0	AM
					1	1	1	FM-level
					1	1	1	AM-level

Input selector 2R, bits D₂ ..D₀ (subaddresses 3)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
					0	0	0	source select
					0	0	1	CDR
					0	1	0	Phone/FDL
					0	1	1	Navigation/FDR
					1	0	0	Phone/Navigation mix
					1	0	1	CassR
					1	1	0	MPX-RDS
					1	1	1	FM (or MPX1/MPX2 in Dual MPX mode)
					1	1	1	AM-spikes

Phone navigation (subaddress 4)

MSB							LSB		Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
					0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	mix level phone/navigation 0/mute -1.6dB/-15.5dB -3.6/-9.6dB -6/-6dB -9.6/-3.6dB -15.5/-1.6dB mute/0dB mute	
				0 1				Input configuration quasidifferential input (no level shift function) Navi & AM Level inpit	
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 0	0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 0					gain 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB	

Mode select (subaddress 5)

MSB							LSB		Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
						0 0 1 1	0 1 0 1	AM-IF rectifier gain 18dB 15.5dB 12dB 6dB	
				0 0 1 1	0 1 0 1			AM-IF rectifier corner frequency 14KHz 18.5KHz 28KHz 56KHz	
			0 1					background tuner select (internal AM-path) FM-in (MPX1) AM-in (MPX2)	
		0 1						Dual MPX mode on (control through Tuner- - voltage) off	
0 0 1 1	0 1 0 1							forced Dual MPX mode MPX1 (allows automatic selection) MPX2 (overwrites automatic selection) MPX1+ MPX2 (overwrites automatic selection) MPX1 (overwrites automatic selection)	

Configuration (subaddress 6)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
							0 1	output gain odB +6dB
						0 1		reference voltage setting for output external reference internal reference ($V_{33} \cdot 1.25$)
					0 1			internal divider for output reference voltage connected to VCC/2 disconnected
				0 1				fastcharge (switches at CD input) open closed
			0 1					Input level select (output power) 12dB 6dB
		0 1						RDS-mute (high impedance) muted unmuted
	0 1							mute pin function I "0" does not activate the output mute "1" activates the output mute
0 1								mute pin function II "0" activates the high impedance mute "1" does not activate the high impedance mute

Output selector (subaddress 7)

MSB							LSB	Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
						0 0 1 1	0 1 0 1	source select SPKR 1L Bypass CDL Phone/Navigation mix / IN1L IN1L
				0 0 1 1	0 1 0 1			source select SPKR 1R Bypass CDL Phone/Navigation mix / IN1R IN1R
		0 0 1 1	0 1 0 1					source select SPKR 2L Bypass CDL mute IN2L
0 0 1 1	0 1 0 1							source select SPKR 2R Bypass CDL mute IN2R


Volume speaker outputs (subaddresses 8...13)

MSB							LSB		Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
1	0	0	0	1	1	1	1	+15dB	
:	:	:	:	:	:	:	:	:	
1	0	0	0	0	0	0	1	+1dB	
1	0	0	0	0	0	0	0	0dB	
0	0	0	0	0	0	0	0	0dB	
0	0	0	0	0	0	0	1	-1dB	
:	:	:	:	:	:	:	:	:	
0	0	0	0	1	1	1	1	-15dB	
0	0	0	1	0	0	0	0	-16dB	
:	:	:	:	:	:	:	:	:	
0	1	0	0	1	1	1	0	-78dB	
0	1	0	0	1	1	1	1	-79dB	
x	1	1	x	x	x	x	x	Mute	

FM-LEVEL RANGE (SUBADDRESS 14)


MSB							LSB		Function
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
1	0	0	0	1	1	0		0...6Volts	
		:	:			1		0...5 Volts	
1	1	1	1	1	1		0	Must be	

The unused subaddresses 14/15 must be programmed to "11111110" to allow software compatibility to future extensions.




DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
B	0.30	0.37	0.45	0.012	0.014	0.018
C	0.09		0.20	0.004		0.008
D		12.00			0.472	
D1		10.00			0.394	
D3		8.00			0.315	
e		0.80			0.031	
E		12.00			0.472	
E1		10.00			0.394	
E3		8.00			0.315	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
K	0°(min.), 3.5°(typ.), 7°(max.)					

OUTLINE AND MECHANICAL DATA



TQFP44 (10 x 10)



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>