
INTEGRATED CIRCUITS



Preliminary specification Supersedes data of 1995 Apr 27 File under Integrated Circuits, IC02 1996 Feb 13



Preliminary specification

10-bit high-speed low-power ADC with internal reference regulator

TDA8763

FEATURES

- 10-bit resolution
- Sampling rate up to 50 MHz
- DC sampling allowed
- One clock cycle conversion only
- High signal-to-noise ratio over a large analog input frequency range (9.3 effective bits at 4.43 MHz full-scale input at $f_{clk} = 40$ MHz)
- No missing codes guaranteed
- In range (IR) CMOS output
- CMOS compatible digital inputs
- 3 to 5 V CMOS digital outputs
- Low-level AC clock input signal allowed
- Internal reference voltage regulator
- Power dissipation only 220 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.

APPLICATIONS

High-speed analog-to-digital conversion for:

- Video data digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research
- ΣΔ modulators
- Medical imaging.

GENERAL DESCRIPTION

The TDA8763 is a 10-bit high-speed low-power analog-to-digital converter (ADC) for professional video and other applications. It converts the analog input signal into 10-bit binary-coded digital words at a maximum sampling rate of 50 MHz. All digital inputs and outputs are CMOS compatible, although a low-level sine wave clock input signal is allowed.

The device includes an internal voltage reference regulator. If the application requires that the reference is driven via external sources the recommendation is to use the TDA8763A.

ORDERING INFORMATION

TYPE		PACKAGE		
NUMBER	NAME	DESCRIPTION	VERSION	FREQUENCY (MHz)
TDA8763M/3	SSOP28		SOT341-1	30
TDA8763M/4	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1	40
TDA8763M/5	SSOP28		SOT341-1	50

TDA8763

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CCA}	analog supply voltage		4.75	5.0	5.25	V
V _{CCD}	digital supply voltage		4.75	5.0	5.25	V
V _{CCO}	output stages supply voltage		3.0	3.3	5.25	V
I _{CCA}	analog supply current		-	27	tbf	mA
I _{CCD}	digital supply current		-	14	tbf	mA
I _{cco}	output stages supply current	f _{clk} = 40 MHz; ramp input	-	4	tbf	mA
INL	integral non-linearity	f _{clk} = 40 MHz; ramp input	-	±0.8	tbf	LSB
DNL	differential non-linearity	f _{clk} = 40 MHz; ramp input	-	±0.5	±0.9	LSB
AINL	AC integral non-linearity	note 1	-	±1.0	±2.0	LSB
f _{clk(max)}	maximum clock frequency					
	TDA8763M/3		30	-	-	MHz
	TDA8763M/4		40	-	-	MHz
	TDA8763M/5		50	-	-	MHz
P _{tot}	total power dissipation	f _{clk} = 40 MHz; ramp input	-	220	tbf	mW


Note

1. Full-scale sine wave (f_i = 4.43 MHz; f_{clk} = 40 MHz).

TDA8763

10-bit high-speed low-power ADC with internal reference regulator

BLOCK DIAGRAM



28 VCCD1 27 DGND1 26 IR 25 D9 24 D8 23 D7 22 D6

21 D5 20 D4 19 D3 18 D2 17 D1 16 D0 15 n.c.

10-bit high-speed low-power ADC with internal reference regulator

PINNING

SYMBOL	PIN	DESCRIPTION
CLK	1	clock input
ТС	2	two's complement input (active LOW)
V _{CCA}	3	analog supply voltage (+5 V)
AGND	4	analog ground
DEC	5	decoupling input
V _{RB}	6	reference voltage BOTTOM input
V _{RM}	7	reference voltage MIDDLE
VI	8	analog input voltage
V _{RT}	9	reference voltage TOP input
OE	10	output enable input (CMOS level input, active LOW)
V _{CCD2}	11	digital supply voltage 2 (+5 V)
DGND2	12	digital ground 2
V _{CCO}	13	supply voltage for output stages (+3 to 5 V)
OGND	14	output ground
n.c.	15	not connected
D0	16	data output; bit 0 (LSB)
D1	17	data output; bit 1
D2	18	data output; bit 2
D3	19	data output; bit 3
D4	20	data output; bit 4
D5	21	data output; bit 5
D6	22	data output; bit 6
D7	23	data output; bit 7
D8	24	data output; bit 8
D9	25	data output; bit 9 (MSB)
IR	26	in range data output
DGND1	27	digital ground 1
V _{CCD1}	28	digital supply voltage 1 (+5 V)

TDA8763

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CCA}	analog supply voltage	note 1	-0.3	+7.0	V
V _{CCD}	digital supply voltage	note 1	-0.3	+7.0	V
V _{CCO}	output stages supply voltage	note 1	-0.3	+7.0	V
ΔV_{CC}	supply voltage difference				
	V _{CCA} – V _{CCD}		-1.0	+1.0	V
	V _{CCA} – V _{CCO}		-1.0	+4.0	V
	$V_{CCD} - V_{DDO}$		-1.0	+4.0	V
VI	input voltage	referenced to AGND	-0.3	+7.0	V
V _{clk(p-p)}	AC input voltage for switching (peak-to-peak value)	referenced to DGND	-	V _{CCD}	V
lo	output current		-	10	mA
T _{stg}	storage temperature		-55	+150	°C
Tamb	operating ambient temperature		-40	+85	°C
Tj	junction temperature		_	+150	°C

Note

1. The supply voltages V_{CCA}, V_{CCD} and V_{CCO} may have any value between –0.3 V and +7.0 V provided that the supply voltage differences ΔV_{CC} are respected.

HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	110	K/W

CHARACTERISTICS

 $V_{CCA} = V_3 \text{ to } V_4 = 4.75 \text{ to } 5.25 \text{ V}; V_{CCD} = V_{11} \text{ to } V_{12} \text{ and } V_{28} \text{ to } V_{27} = 4.75 \text{ to } 5.25 \text{ V}; V_{CCO} = V_{13} \text{ to } V_{14} = 3.0 \text{ to } 5.25 \text{ V}; AGND \text{ and DGND shorted together; } T_{amb} = 0 \text{ to } +70 \text{ }^{\circ}\text{C}; \text{ typical values measured at } V_{CCA} = V_{CCD} = 5 \text{ V} \text{ and } V_{CCO} = 3.3 \text{ V}; V_{i(p-p)} = 2.0 \text{ V}; C_L = 15 \text{ pF and } T_{amb} = 25 \text{ }^{\circ}\text{C}; \text{ unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				-	1	I
V _{CCA}	analog supply voltage		4.75	5.0	5.25	V
V _{CCD1}	digital supply voltage 1		4.75	5.0	5.25	V
V _{CCD2}	digital supply voltage 2		4.75	5.0	5.25	V
V _{CCO}	output stages supply voltage		3.0	3.3	5.25	V
ΔV_{CC}	supply voltage difference					
	V _{CCA} – V _{CCD}		-0.20	_	+0.20	V
	V _{CCA} – V _{CCO}		-0.20	_	+2.25	V
	V _{CCD} – V _{CCO}		-0.20	_	+2.25	V
I _{CCA}	analog supply current		_	27	tbf	mA
I _{CCD}	digital supply current		_	14	tbf	mA
I _{CCO}	output stages supply current	f _{clk} = 40 MHz; ramp input	-	4	tbf	mA
Inputs						
CLOCK INP	UT CLK (REFERENCED TO DGND);	note 1				
V _{IL}	LOW level input voltage		0	-	0.3V _{CCD}	V
V _{IH}	HIGH level input voltage		0.7V _{CCD}	-	V _{CCD}	V
IIL	LOW level input current	$V_{clk} = 0.3 V_{CCD}$	-1	0	+1	μA
I _{IH}	HIGH level input current	$V_{clk} = 0.7 V_{CCD}$	-	2	10	μA
Zi	input impedance	f _{clk} = 40 MHz	-	2	-	kΩ
Ci	input capacitance	f _{clk} = 40 MHz	-	2	-	pF
INPUTS OE	AND TC (REFERENCED TO DGND)	; see Table 2			•	
VIL	LOW level input voltage		0	_	0.3V _{CCD}	V
V _{IH}	HIGH level input voltage		0.7V _{CCD}	_	V _{CCD}	V
IIL	LOW level input current	$V_{IL} = 0.3 V_{CCD}$	-1	_	-	μA
IIH	HIGH level input current	$V_{IH} = 0.7 V_{CCD}$	_	_	1	μA
V _I (ANALOG	INPUT VOLTAGE REFERENCED TO A	(GND)	*		•	
IIL	LOW level input current	V _I = V _{RB} = 1.3 V	-	0	-	μA
IIH	HIGH level input current	V _I = V _{RT} = 3.67 V	-	35	-	μA
Zi	input impedance	f _i = 4.43 MHz	-	8	-	kΩ
Ci	input capacitance	f _i = 4.43 MHz	_	5	-	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Reference	e voltages for the resistor ladder	using the internal voltage	regulator;	see Tabl	e 1	
V _{RB}	reference voltage BOTTOM		tbf	1.3	tbf	V
V _{RT}	reference voltage TOP		tbf	3.67	tbf	V
V _{diff}	differential reference voltage V _{RT} – V _{RB}		tbf	2.37	tbf	V
I _{ref}	reference current	V _{RT} – V _{RB} = 2.37 V	_	9.7	-	mA
R _{LAD}	resistor ladder		_	245	-	Ω
TC _{RLAD}	temperature coefficient of the resistor ladder		_	1860 456	-	ppm mΩ/K
V _{osB}	offset voltage BOTTOM	note 2	_	175	_	mV
V _{osT}	offset voltage TOP	note 2	_	175	_	mV
V _{i(p-p)}	analog input voltage (peak-to-peak value)	note 3	tbf	2.02	tbf	V
Outputs			1	1	•	
DIGITAL OU	TPUTS D9 TO D0 AND IR (REFERENC	ED TO OGND)				
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	-	0.5	V
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{CCO} -0.5	-	V _{cco}	V
I _{OZ}	output current in 3-state mode	0.5 V < V _O < V _{CCO}	-20	-	+20	μA
Switching	characteristics				•	·
CLOCK INP	UT CLK; see Fig.4; note 1					
f _{clk(max)}	maximum clock frequency					
	TDA8763M/3		30	_	_	MHz
	TDA8763M/4		40	_	-	MHz
	TDA8763M/5		50	_	-	MHz
t _{CPH}	clock pulse width HIGH		8	-	-	ns
t _{CPL}	clock pulse width LOW		8	-	-	ns
Analog si	gnal processing					
LINEARITY						
INL	integral non-linearity	f _{clk} = 40 MHz; ramp input	-	±0.8	tbf	LSB
DNL	differential non-linearity	f _{clk} = 40 MHz; ramp input	-	±0.5	±0.9	LSB
AINL	AC integral non-linearity	note 4	_	±1.0	±2.0	LSB
OFER	offset error	middle code; V _{RB} = 1.3 V; V _{RT} = 3.67 V	_	±1	-	LSB
GER	gain error (from device to device) using internal reference voltage	V _{RB} = 1.3 V; V _{RT} = 3.67 V; note 5	-	tbf	-	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BANDWIDT	H (f _{clk} = 40 MHz)	-	1	ł	4	
В	analog bandwidth	full-scale sine wave; note 6	-	10	-	MHz
		75% full-scale sine wave; note 6	-	14	-	MHz
		small signal at mid-scale; V _I = \pm 10 LSB at code 512; note 6	-	350	_	MHz
t _{STLH}	analog input settling time LOW-to-HIGH	full-scale square wave; see Fig.6; note 7	-	2.0	tbf	ns
t _{STHL}	analog input settling time HIGH-to-LOW	full-scale square wave; see Fig.6; note 7	-	2.5	tbf	ns
HARMONIC	s (f _{clk} = 40 MHz); see Figs 7 and 8	3		•		
h ₁	fundamental harmonics (full scale)	$f_i = 4.43 \text{ MHz}$	-	-	0	dB
h _{all}	harmonics (full scale); all components	f _i = 4.43 MHz				
	second harmonics		-	-73	tbf	dB
	third harmonics		-	-70	tbf	dB
THD	total harmonic distortion	f _i = 4.43 MHz	-	-68	-	dB
SIGNAL-TO	-NOISE RATIO; see Figs 7 and 8; no	te 8				
S/N	signal-to-noise ratio (full scale)	without harmonics; $f_{clk} = 40 \text{ MHz};$ $f_i = 4.43 \text{ MHz}$	56	58	_	dB
EFFECTIVE	BITS; see Figs 7 and 8; note 8		1	1	ļ	I
EB	effective bits					
	TDA8763M/3	f _{clk} = 30 MHz				
		f _i = 4.43 MHz	_	9.4	_	bits
		f _i = 7.5 MHz	-	9.1	_	bits
EB	effective bits					
	TDA8763M/4	f _{clk} = 40 MHz				
		f _i = 4.43 MHz	-	9.3	-	bits
		f _i = 7.5 MHz	-	9.0	_	bits
EB	effective bits					
	TDA8763M/5	f _{clk} = 50 MHz				
		f _i = 4.43 MHz	-	9.2	-	bits
		f _i = 7.5 MHz	-	8.9	_	bits
TWO-TONE	; note 9					
TTIR	two-tone intermodulation rejection	f _{clk} = 40 MHz	-	-68	-	dB

TDA8763

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
BIT ERROR	RATE		I		Į	ļ
BER	bit error rate		-	10 ⁻¹³	_	times/ sample
DIFFERENT	TAL GAIN; note 10	•			1	1
G _{diff}	differential gain	f _{clk} = 40 MHz; PAL modulated ramp	-	0.5	-	%
DIFFERENT	TAL PHASE; note 10					
Φdiff	differential phase	f _{clk} = 40 MHz; PAL modulated ramp	-	0.3	-	deg
Timing (f _c	_{lk} = 40 MHz; C_L = 15 pF); see Fig	.4; note 11		·		
t _{ds}	sampling delay time		-	-	2	ns
t _h	output hold time		5	-	-	ns
t _d	output delay time	V _{CCO} = 4.75 V	-	13	16	ns
		V _{CCO} = 3.15 V	-	16	19	ns
CL	digital output load capacitance		_	15	40	pF
3-state ou	t put delay times; see Fig.5					
t _{dZH}	enable HIGH		-	14	18	ns
t _{dZL}	enable LOW		-	16	20	ns
t _{dHZ}	disable HIGH		-	16	20	ns
t _{dLZ}	disable LOW		-	14	18	ns

Notes

1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 0.5 ns.

- 2. Analog input voltages producing code 0 up to and including code 1023:
 - a) V_{osB} (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM (V_{RB}) at T_{amb} = 25 °C.
 - b) V_{osT} (voltage offset TOP) is the difference between V_{RT} (reference voltage TOP) and the analog input which produces data outputs equal to code 1023 at $T_{amb} = 25$ °C.

TDA8763

- In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to pins V_{RB} and V_{RT} via offset resistors R_{OB} and R_{OT} as shown in Fig.3.
 - a) The current flowing into the resistor ladder is $I_{L} = \frac{V_{RT} V_{RB}}{R_{OB} + R_{L} + R_{OT}}$ and the full-scale input range at the converter,

to cover code 0 to code 1023, is $V_{I} = R_{L} \times I_{L} = \frac{R_{L}}{R_{OB} + R_{L} + R_{OT}} \times (V_{RT} - V_{RB}) = \dot{0.852} \times (V_{RT} - V_{RB})$

b) Since R_L, R_{OB} and R_{OT} have similar behaviour with respect to process and temperature variation, the ratio


 $\frac{R_L}{R_{OB} + R_L + R_{OT}}$ will be kept reasonably constant from device to device. Consequently variation of the output

codes at a given input voltage depends mainly on the difference $V_{RT} - V_{RB}$ and its variation with temperature and supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is then optimized.

4. Full-scale sine wave ($f_i = 4.43 \text{ MHz}$; $f_{clk} = 40 \text{ MHz}$).

5. GER =
$$\frac{(V_{1023} - V_0) - 2V}{2V} \times 100$$

- 6. The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater than 2 LSBs, neither any significant attenuation are observed in the reconstructed signal.
- 7. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square-wave signal) in order to sample the signal and obtain correct output data.
- Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
- 9. Intermodulation measured relative to either tone with analog input frequencies of 4.43 MHz and 4.53 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter.
- 10. Measurement carried out using video analyser VM700A, where the video analog signal is reconstructed through a digital-to-analog converter.
- 11. Output data acquisition: the output data is available after the maximum delay time of t_d. For 50 MSPS version it is recommended to have the lowest possible output load and/or to use V_{CCO} at 5 V.



TDA8763


10-bit high-speed low-power ADC with internal reference regulator


BINARY OUTPUT BITS TWO'S COMPLEMENT OUTPUT BITS STEP IR V_{i(p-p)} D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 **D0** D9 D8 D7 D6 D5 D4 D3 D2 D1 U/F <1.475 1.475 . 3.495 O/F >3.495


Table 1 Output coding and input voltage (typical values; referenced to AGND, $V_{RB} = 1.3 \text{ V}$, $V_{RT} = 3.67 \text{ V}$)


Table 2 Mode selection


TC	OE	D9 to D0	IR
Х	1	high impedance	high impedance
0	0	active; two's complement	active
1	0	active; binary	active














TDA8763


INTERNAL PIN CONFIGURATIONS







PACKAGE OUTLINE



TDA8763

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

DEFINITIONS

Data sheet status				
Objective specification	Objective specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification This data sheet contains final product specifications.				
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.